{"id":"https://openalex.org/W2023788229","doi":"https://doi.org/10.1145/1723112.1723140","title":"Towards scalable placement for FPGAs","display_name":"Towards scalable placement for FPGAs","publication_year":2010,"publication_date":"2010-02-21","ids":{"openalex":"https://openalex.org/W2023788229","doi":"https://doi.org/10.1145/1723112.1723140","mag":"2023788229"},"language":"en","primary_location":{"id":"doi:10.1145/1723112.1723140","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1723112.1723140","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 18th annual ACM/SIGDA international symposium on Field programmable gate arrays","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5012545768","display_name":"Huimin Bian","orcid":null},"institutions":[{"id":"https://openalex.org/I185261750","display_name":"University of Toronto","ror":"https://ror.org/03dbr7087","country_code":"CA","type":"education","lineage":["https://openalex.org/I185261750"]}],"countries":["CA"],"is_corresponding":true,"raw_author_name":"Huimin Bian","raw_affiliation_strings":["University of Toronto, Toronto, ON, Canada","University of Toronto, Toronto, On, Canada"],"affiliations":[{"raw_affiliation_string":"University of Toronto, Toronto, ON, Canada","institution_ids":["https://openalex.org/I185261750"]},{"raw_affiliation_string":"University of Toronto, Toronto, On, Canada","institution_ids":["https://openalex.org/I185261750"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5110939130","display_name":"Andrew C. Ling","orcid":null},"institutions":[{"id":"https://openalex.org/I185261750","display_name":"University of Toronto","ror":"https://ror.org/03dbr7087","country_code":"CA","type":"education","lineage":["https://openalex.org/I185261750"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Andrew C. Ling","raw_affiliation_strings":["University of Toronto, Toronto, ON, Canada","University of Toronto, Toronto, On, Canada"],"affiliations":[{"raw_affiliation_string":"University of Toronto, Toronto, ON, Canada","institution_ids":["https://openalex.org/I185261750"]},{"raw_affiliation_string":"University of Toronto, Toronto, On, Canada","institution_ids":["https://openalex.org/I185261750"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5079392959","display_name":"Alexander Choong","orcid":null},"institutions":[{"id":"https://openalex.org/I185261750","display_name":"University of Toronto","ror":"https://ror.org/03dbr7087","country_code":"CA","type":"education","lineage":["https://openalex.org/I185261750"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Alexander Choong","raw_affiliation_strings":["University of Toronto, Toronto, ON, Canada","University of Toronto, Toronto, On, Canada"],"affiliations":[{"raw_affiliation_string":"University of Toronto, Toronto, ON, Canada","institution_ids":["https://openalex.org/I185261750"]},{"raw_affiliation_string":"University of Toronto, Toronto, On, Canada","institution_ids":["https://openalex.org/I185261750"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5109246835","display_name":"Jianwen Zhu","orcid":null},"institutions":[{"id":"https://openalex.org/I185261750","display_name":"University of Toronto","ror":"https://ror.org/03dbr7087","country_code":"CA","type":"education","lineage":["https://openalex.org/I185261750"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Jianwen Zhu","raw_affiliation_strings":["University of Toronto, Toronto, ON, Canada","University of Toronto, Toronto, On, Canada"],"affiliations":[{"raw_affiliation_string":"University of Toronto, Toronto, ON, Canada","institution_ids":["https://openalex.org/I185261750"]},{"raw_affiliation_string":"University of Toronto, Toronto, On, Canada","institution_ids":["https://openalex.org/I185261750"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5012545768"],"corresponding_institution_ids":["https://openalex.org/I185261750"],"apc_list":null,"apc_paid":null,"fwci":6.9274,"has_fulltext":false,"cited_by_count":46,"citation_normalized_percentile":{"value":0.97158468,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"147","last_page":"156"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8535301089286804},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7886543869972229},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.7717833518981934},{"id":"https://openalex.org/keywords/placement","display_name":"Placement","score":0.6677285432815552},{"id":"https://openalex.org/keywords/simulated-annealing","display_name":"Simulated annealing","score":0.6355092525482178},{"id":"https://openalex.org/keywords/speedup","display_name":"Speedup","score":0.5664263367652893},{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.5236682295799255},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4697193205356598},{"id":"https://openalex.org/keywords/context","display_name":"Context (archaeology)","score":0.4595775306224823},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.45230960845947266},{"id":"https://openalex.org/keywords/matching","display_name":"Matching (statistics)","score":0.4109898805618286},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.2754189372062683},{"id":"https://openalex.org/keywords/physical-design","display_name":"Physical design","score":0.23384475708007812},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.18083757162094116},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.089222252368927},{"id":"https://openalex.org/keywords/database","display_name":"Database","score":0.0737231969833374}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8535301089286804},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7886543869972229},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.7717833518981934},{"id":"https://openalex.org/C117690923","wikidata":"https://www.wikidata.org/wiki/Q1484784","display_name":"Placement","level":4,"score":0.6677285432815552},{"id":"https://openalex.org/C126980161","wikidata":"https://www.wikidata.org/wiki/Q863783","display_name":"Simulated annealing","level":2,"score":0.6355092525482178},{"id":"https://openalex.org/C68339613","wikidata":"https://www.wikidata.org/wiki/Q1549489","display_name":"Speedup","level":2,"score":0.5664263367652893},{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.5236682295799255},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4697193205356598},{"id":"https://openalex.org/C2779343474","wikidata":"https://www.wikidata.org/wiki/Q3109175","display_name":"Context (archaeology)","level":2,"score":0.4595775306224823},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.45230960845947266},{"id":"https://openalex.org/C165064840","wikidata":"https://www.wikidata.org/wiki/Q1321061","display_name":"Matching (statistics)","level":2,"score":0.4109898805618286},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2754189372062683},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.23384475708007812},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.18083757162094116},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.089222252368927},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.0737231969833374},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","level":1,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1723112.1723140","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1723112.1723140","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 18th annual ACM/SIGDA international symposium on Field programmable gate arrays","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure","score":0.5199999809265137}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":26,"referenced_works":["https://openalex.org/W1554948125","https://openalex.org/W1970296212","https://openalex.org/W1981020230","https://openalex.org/W2023462222","https://openalex.org/W2030901421","https://openalex.org/W2031674503","https://openalex.org/W2039995466","https://openalex.org/W2067446923","https://openalex.org/W2086879371","https://openalex.org/W2090317622","https://openalex.org/W2099223028","https://openalex.org/W2100465945","https://openalex.org/W2111359499","https://openalex.org/W2114136290","https://openalex.org/W2115762048","https://openalex.org/W2138206217","https://openalex.org/W2139637699","https://openalex.org/W2142356348","https://openalex.org/W2150281391","https://openalex.org/W2158578385","https://openalex.org/W2163961680","https://openalex.org/W2172669402","https://openalex.org/W2175238470","https://openalex.org/W2179962864","https://openalex.org/W2593693810","https://openalex.org/W6680484343"],"related_works":["https://openalex.org/W1485756991","https://openalex.org/W2376218453","https://openalex.org/W2984236338","https://openalex.org/W2132668926","https://openalex.org/W3183044703","https://openalex.org/W1875577501","https://openalex.org/W1968931833","https://openalex.org/W4245174233","https://openalex.org/W2122425352","https://openalex.org/W108855261"],"abstract_inverted_index":{"Placement":[0],"based":[1,92],"on":[2,93,169],"simulated":[3,40],"annealing":[4,41],"is":[5,105],"in":[6,9,49,114],"dominant":[7],"use":[8],"the":[10,23,30,35,50,111,121,155],"FPGA":[11,26,78,149],"community":[12],"due":[13],"to":[14,29,59,76,107,162],"its":[15],"superior":[16,135],"quality":[17,148],"of":[18,25,32,45,52,64,68,98],"result":[19],"(QoR).":[20],"However,":[21],"given":[22],"progression":[24],"device":[27,79],"capacity":[28],"order":[31],"100K":[33],"LUTs,":[34],"long":[36],"runtime":[37],"associated":[38],"with":[39],"warrants":[42],"a":[43,61,65,87,94,163],"revisit":[44],"other":[46],"placement":[47,150],"paradigms":[48],"context":[51],"FPGAs.":[53],"In":[54],"this":[55,128],"paper,":[56],"we":[57,140],"attempt":[58],"make":[60],"rigorous":[62],"comparison":[63],"recent":[66],"crop":[67],"academic":[69],"ASIC":[70],"placers":[71],"and":[72,81],"VPR":[73],"when":[74],"applied":[75],"modern":[77],"features":[80],"design":[82],"sizes.":[83],"We":[84,101],"also":[85],"report":[86],"new":[88,95],"detailed":[89,112,123],"placer,":[90],"MDP,":[91],"problem":[96],"formulation":[97],"maximum-bipartite":[99],"matching.":[100],"show":[102],"that":[103,152],"MDP":[104],"3X":[106],"7X":[108],"faster":[109],"than":[110],"placer":[113,124],"FastPlace,":[115],"which":[116],"until":[117],"now":[118],"has":[119],"been":[120],"fastest":[122],"publicly":[125],"available.":[126],"Furthermore,":[127],"speedup":[129],"occurs":[130],"while":[131],"producing":[132],"comparable":[133],"or":[134],"QoR.":[136],"With":[137],"these":[138],"results,":[139],"speculate":[141],"promising":[142],"research":[143],"directions":[144],"towards":[145],"scalable,":[146],"high":[147],"flows":[151],"can":[153],"change":[154],"user":[156],"experience":[157],"from":[158],"an":[159],"overnight":[160],"wait-time":[161,166],"coffee":[164],"break":[165],"--":[167],"even":[168],"large":[170],"benchmarks.":[171]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":4},{"year":2017,"cited_by_count":6},{"year":2016,"cited_by_count":2},{"year":2015,"cited_by_count":2},{"year":2014,"cited_by_count":4},{"year":2013,"cited_by_count":6},{"year":2012,"cited_by_count":4}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}