{"id":"https://openalex.org/W2036943007","doi":"https://doi.org/10.1145/1723112.1723135","title":"Server-side coprocessor updating for mobile devices with FPGAs","display_name":"Server-side coprocessor updating for mobile devices with FPGAs","publication_year":2010,"publication_date":"2010-02-21","ids":{"openalex":"https://openalex.org/W2036943007","doi":"https://doi.org/10.1145/1723112.1723135","mag":"2036943007"},"language":"en","primary_location":{"id":"doi:10.1145/1723112.1723135","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1723112.1723135","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 18th annual ACM/SIGDA international symposium on Field programmable gate arrays","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5018166221","display_name":"Chen Huang","orcid":"https://orcid.org/0000-0002-3949-2693"},"institutions":[{"id":"https://openalex.org/I103635307","display_name":"University of California, Riverside","ror":"https://ror.org/03nawhv43","country_code":"US","type":"education","lineage":["https://openalex.org/I103635307"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Chen Huang","raw_affiliation_strings":["Univ. of California, Riverside, Riverside, CA, USA","University of California, RIverside, Riverside, CA, USA"],"affiliations":[{"raw_affiliation_string":"Univ. of California, Riverside, Riverside, CA, USA","institution_ids":["https://openalex.org/I103635307"]},{"raw_affiliation_string":"University of California, RIverside, Riverside, CA, USA","institution_ids":["https://openalex.org/I103635307"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5001290812","display_name":"Frank Vahid","orcid":"https://orcid.org/0000-0001-5416-0032"},"institutions":[{"id":"https://openalex.org/I103635307","display_name":"University of California, Riverside","ror":"https://ror.org/03nawhv43","country_code":"US","type":"education","lineage":["https://openalex.org/I103635307"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Frank Vahid","raw_affiliation_strings":["Univ. of California, Riverside, Riverside, CA, USA","University of California, RIverside, Riverside, CA, USA"],"affiliations":[{"raw_affiliation_string":"Univ. of California, Riverside, Riverside, CA, USA","institution_ids":["https://openalex.org/I103635307"]},{"raw_affiliation_string":"University of California, RIverside, Riverside, CA, USA","institution_ids":["https://openalex.org/I103635307"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5018166221"],"corresponding_institution_ids":["https://openalex.org/I103635307"],"apc_list":null,"apc_paid":null,"fwci":0.7491,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.72381228,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"200","issue":null,"first_page":"125","last_page":"134"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/coprocessor","display_name":"Coprocessor","score":0.9587173461914062},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8070840835571289},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.66090327501297},{"id":"https://openalex.org/keywords/speedup","display_name":"Speedup","score":0.5378071665763855},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5319250822067261},{"id":"https://openalex.org/keywords/pareto-principle","display_name":"Pareto principle","score":0.4541487395763397},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.37737709283828735}],"concepts":[{"id":"https://openalex.org/C86111242","wikidata":"https://www.wikidata.org/wiki/Q859595","display_name":"Coprocessor","level":2,"score":0.9587173461914062},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8070840835571289},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.66090327501297},{"id":"https://openalex.org/C68339613","wikidata":"https://www.wikidata.org/wiki/Q1549489","display_name":"Speedup","level":2,"score":0.5378071665763855},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5319250822067261},{"id":"https://openalex.org/C137635306","wikidata":"https://www.wikidata.org/wiki/Q182667","display_name":"Pareto principle","level":2,"score":0.4541487395763397},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.37737709283828735},{"id":"https://openalex.org/C21547014","wikidata":"https://www.wikidata.org/wiki/Q1423657","display_name":"Operations management","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1723112.1723135","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1723112.1723135","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 18th annual ACM/SIGDA international symposium on Field programmable gate arrays","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8899999856948853,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":24,"referenced_works":["https://openalex.org/W1510546047","https://openalex.org/W1583432580","https://openalex.org/W1686420892","https://openalex.org/W1887556625","https://openalex.org/W1958672192","https://openalex.org/W2016090441","https://openalex.org/W2084894096","https://openalex.org/W2089402478","https://openalex.org/W2099248913","https://openalex.org/W2120828913","https://openalex.org/W2126105956","https://openalex.org/W2127627305","https://openalex.org/W2130491314","https://openalex.org/W2136774246","https://openalex.org/W2140634112","https://openalex.org/W2142490124","https://openalex.org/W2146263738","https://openalex.org/W2155071901","https://openalex.org/W2165099691","https://openalex.org/W2170072253","https://openalex.org/W2561675875","https://openalex.org/W3145128584","https://openalex.org/W4249235529","https://openalex.org/W4285719527"],"related_works":["https://openalex.org/W2291943064","https://openalex.org/W2317245370","https://openalex.org/W4249323025","https://openalex.org/W2209727271","https://openalex.org/W198851386","https://openalex.org/W2030310580","https://openalex.org/W947442053","https://openalex.org/W1980160788","https://openalex.org/W2148915962","https://openalex.org/W2283866686"],"abstract_inverted_index":{"FPGAs":[0],"are":[1,36],"increasingly":[2],"used":[3],"to":[4,60],"implement":[5],"coprocessors":[6,93,146,204],"for":[7,38,94,124],"applications":[8,29,208],"running":[9,206],"on":[10,42,74,78,177,210],"desktop":[11],"platforms,":[12],"and":[13,56,77,97,109,118,179,194],"soon":[14],"such":[15,75],"FPGA":[16,82,150,203],"coprocessing":[17],"may":[18,26],"appear":[19],"in":[20],"mobile":[21],"devices.":[22],"Because":[23],"one":[24],"device":[25,40,52],"run":[27,180],"different":[28,33],"from":[30],"another":[31],"device,":[32],"coprocessor":[34,71,88,114],"sets":[35],"needed":[37],"each":[39,95],"based":[41,73],"the":[43,69,79,87,102,125,145,166,175,207],"device's":[44,80],"usage.":[45],"We":[46,111,135],"introduce":[47,112],"an":[48],"approach":[49],"wherein":[50],"a":[51,61,113,120,138,148,191,211],"profiles":[53],"application":[54],"usage":[55,76],"uploads":[57],"that":[58,106,127,140,165,190],"information":[59],"server":[62,66,85,126],"when":[63],"docked.":[64],"The":[65,84,186],"then":[67],"determines":[68],"best":[70],"set":[72,89,115],"particular":[81],"constraints.":[83],"creates":[86],"by":[90,152,201],"combining":[91],"pre-synthesized":[92],"application,":[96],"considers":[98],"multiple":[99],"versions":[100,105],"of":[101,144,174],"same":[103],"coprocessor,":[104],"tradeoff":[107],"speed":[108],"size.":[110],"selection":[116],"problem":[117],"propose":[119],"Pareto-optimal":[121,167],"merge":[122,168],"heuristic":[123,169],"yields":[128],"near-optimal":[129],"solutions":[130],"with":[131,157],"linear":[132],"time":[133],"complexity.":[134],"also":[136,188],"use":[137],"method":[139],"avoids":[141],"time-consuming":[142],"resynthesis":[143],"into":[147],"single":[149],"binary,":[151],"using":[153,202],"small":[154],"reconfigurable":[155],"regions":[156],"reserved":[158],"inter-region":[159],"communication":[160],"channels.":[161],"Our":[162],"experiments":[163,187],"show":[164,189],"generates":[170],"results":[171],"within":[172],"1%":[173],"optimal":[176],"average":[178],"5-20x":[181],"faster":[182],"than":[183],"simulated":[184],"annealing.":[185],"3x":[192],"speedup":[193],"70%":[195],"energy":[196],"reduction":[197],"can":[198],"be":[199],"achieved":[200],"versus":[205],"only":[209],"microprocessor.":[212]},"counts_by_year":[{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}