{"id":"https://openalex.org/W1995317083","doi":"https://doi.org/10.1145/1723112.1723128","title":"High throughput and large capacity pipelined dynamic search tree on FPGA","display_name":"High throughput and large capacity pipelined dynamic search tree on FPGA","publication_year":2010,"publication_date":"2010-02-21","ids":{"openalex":"https://openalex.org/W1995317083","doi":"https://doi.org/10.1145/1723112.1723128","mag":"1995317083"},"language":"en","primary_location":{"id":"doi:10.1145/1723112.1723128","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1723112.1723128","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 18th annual ACM/SIGDA international symposium on Field programmable gate arrays","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5045357286","display_name":"Yi-Hua E. Yang","orcid":null},"institutions":[{"id":"https://openalex.org/I1174212","display_name":"University of Southern California","ror":"https://ror.org/03taz7m60","country_code":"US","type":"education","lineage":["https://openalex.org/I1174212"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Yi-Hua Edward Yang","raw_affiliation_strings":["University of Southern California, Los Angeles, CA, USA","[University of Southern California Los, Angeles, CA, USA]"],"affiliations":[{"raw_affiliation_string":"University of Southern California, Los Angeles, CA, USA","institution_ids":["https://openalex.org/I1174212"]},{"raw_affiliation_string":"[University of Southern California Los, Angeles, CA, USA]","institution_ids":["https://openalex.org/I1174212"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5033166029","display_name":"Viktor K. Prasanna","orcid":"https://orcid.org/0000-0002-1609-8589"},"institutions":[{"id":"https://openalex.org/I1174212","display_name":"University of Southern California","ror":"https://ror.org/03taz7m60","country_code":"US","type":"education","lineage":["https://openalex.org/I1174212"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Viktor K. Prasanna","raw_affiliation_strings":["University of Southern California, Los Angeles, CA, USA","[University of Southern California Los, Angeles, CA, USA]"],"affiliations":[{"raw_affiliation_string":"University of Southern California, Los Angeles, CA, USA","institution_ids":["https://openalex.org/I1174212"]},{"raw_affiliation_string":"[University of Southern California Los, Angeles, CA, USA]","institution_ids":["https://openalex.org/I1174212"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5045357286"],"corresponding_institution_ids":["https://openalex.org/I1174212"],"apc_list":null,"apc_paid":null,"fwci":2.2742,"has_fulltext":false,"cited_by_count":21,"citation_normalized_percentile":{"value":0.88735932,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"83","last_page":"92"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12326","display_name":"Network Packet Processing and Optimization","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12326","display_name":"Network Packet Processing and Optimization","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11269","display_name":"Algorithms and Data Compression","score":0.9973999857902527,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.986299991607666,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.8207575082778931},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.732915997505188},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7049468755722046},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5471242666244507},{"id":"https://openalex.org/keywords/tree","display_name":"Tree (set theory)","score":0.49146878719329834},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.331205278635025},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.280639111995697},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.1430242955684662},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.08629906177520752}],"concepts":[{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.8207575082778931},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.732915997505188},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7049468755722046},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5471242666244507},{"id":"https://openalex.org/C113174947","wikidata":"https://www.wikidata.org/wiki/Q2859736","display_name":"Tree (set theory)","level":2,"score":0.49146878719329834},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.331205278635025},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.280639111995697},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.1430242955684662},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.08629906177520752},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1145/1723112.1723128","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1723112.1723128","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 18th annual ACM/SIGDA international symposium on Field programmable gate arrays","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.154.1178","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.154.1178","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://halcyon.usc.edu/~pk/prasannawebsite/papers/fpga091-yeyang-PDST.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.46000000834465027,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W2068421750","https://openalex.org/W2110020044","https://openalex.org/W2111038933","https://openalex.org/W2112328182","https://openalex.org/W2120900812","https://openalex.org/W2142215216","https://openalex.org/W2151567632","https://openalex.org/W2158564757","https://openalex.org/W2159312398","https://openalex.org/W3004540582","https://openalex.org/W3145128584","https://openalex.org/W4240981274","https://openalex.org/W4285719527"],"related_works":["https://openalex.org/W1002902646","https://openalex.org/W2047588290","https://openalex.org/W2980006224","https://openalex.org/W2063534976","https://openalex.org/W2142497937","https://openalex.org/W2616418345","https://openalex.org/W2158608042","https://openalex.org/W2320205417","https://openalex.org/W1997145140","https://openalex.org/W2400714260"],"abstract_inverted_index":{"We":[0],"propose":[1],"a":[2,63,102,117,136,144],"pipelined":[3,33],"Dynamic":[4],"Search":[5],"Tree":[6],"(pDST)":[7],"on":[8,31,135],"FPGA":[9],"which":[10,106],"offers":[11],"high":[12],"throughput":[13],"for":[14],"lookup,":[15],"insert":[16,52,73],"and":[17,46,53,99,131,151,161],"delete":[18,54,75],"operations":[19],"as":[20,22],"well":[21],"the":[23,32,68,84,89,109],"capability":[24],"to":[25,70],"perform":[26,71],"inplace":[27],"incremental":[28],"updates.":[29],"Based":[30],"2-3":[34],"tree":[35,48,85],"data":[36],"structure,":[37],"our":[38],"pDST":[39,69,122],"supports":[40],"one":[41,72],"lookup":[42,90],"per":[43,77,168],"clock":[44,152],"cycle":[45],"maintains":[47],"balance":[49],"under":[50],"continual":[51],"operations.":[55,91],"A":[56],"novel":[57],"buffered":[58],"update":[59],"scheme":[60],"together":[61],"with":[62],"bi-directional":[64],"linear":[65],"pipeline":[66,95],"allows":[67],"or":[74,166],"operation":[76],"O":[78],"(log":[79],"N)":[80],"cycles":[81],"(N":[82],"being":[83],"capacity)":[86],"without":[87],"stalling":[88],"Nodes":[92],"at":[93],"each":[94],"stage":[96],"are":[97],"allocated":[98],"freed":[100],"by":[101],"free-node":[103],"chaining":[104],"mechanism":[105],"greatly":[107],"simplifies":[108],"memory":[110],"management":[111],"circuit.":[112],"Our":[113],"prototype":[114],"implementation":[115],"of":[116,126,147,154],"15-level,":[118],"32-bit":[119,149],"key":[120],"dual-port":[121],"requires":[123],"192":[124],"blocks":[125],"36":[127],"Kb":[128],"BRAMs":[129],"(64%)":[130],"12.8k":[132],"LUTs":[133],"(6.3%)":[134],"Virtex":[137],"5":[138],"LX330":[139],"FPGA.":[140],"The":[141],"circuit":[142],"has":[143],"maximum":[145],"capacity":[146],"96k":[148],"keys":[150],"rate":[153],"135":[155],"MHz,":[156],"supporting":[157],"242":[158],"million":[159,164],"lookups":[160],"concurrently":[162],"3.97":[163],"inserts":[165],"deletes":[167],"second.":[169]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2019,"cited_by_count":3},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":2},{"year":2015,"cited_by_count":2},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":4},{"year":2012,"cited_by_count":1}],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2025-10-10T00:00:00"}