{"id":"https://openalex.org/W2065034362","doi":"https://doi.org/10.1145/1723112.1723123","title":"Automatic generation of high-performance multipliers for FPGAs with asymmetric multiplier blocks","display_name":"Automatic generation of high-performance multipliers for FPGAs with asymmetric multiplier blocks","publication_year":2010,"publication_date":"2010-02-21","ids":{"openalex":"https://openalex.org/W2065034362","doi":"https://doi.org/10.1145/1723112.1723123","mag":"2065034362"},"language":"en","primary_location":{"id":"doi:10.1145/1723112.1723123","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1723112.1723123","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 18th annual ACM/SIGDA international symposium on Field programmable gate arrays","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://minds.wisconsin.edu/bitstream/1793/43963/1/MSThesis_Shreesha.pdf","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5078586017","display_name":"S Srinath","orcid":null},"institutions":[{"id":"https://openalex.org/I135310074","display_name":"University of Wisconsin\u2013Madison","ror":"https://ror.org/01y2jtd41","country_code":"US","type":"education","lineage":["https://openalex.org/I135310074"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Shreesha Srinath","raw_affiliation_strings":["University of Wisconsin-Madison, Madison, WI, USA"],"affiliations":[{"raw_affiliation_string":"University of Wisconsin-Madison, Madison, WI, USA","institution_ids":["https://openalex.org/I135310074"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5108549015","display_name":"Katherine Compton","orcid":null},"institutions":[{"id":"https://openalex.org/I135310074","display_name":"University of Wisconsin\u2013Madison","ror":"https://ror.org/01y2jtd41","country_code":"US","type":"education","lineage":["https://openalex.org/I135310074"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Katherine Compton","raw_affiliation_strings":["University of Wisconsin-Madison, Madison, WI, USA"],"affiliations":[{"raw_affiliation_string":"University of Wisconsin-Madison, Madison, WI, USA","institution_ids":["https://openalex.org/I135310074"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5078586017"],"corresponding_institution_ids":["https://openalex.org/I135310074"],"apc_list":null,"apc_paid":null,"fwci":3.2351,"has_fulltext":true,"cited_by_count":26,"citation_normalized_percentile":{"value":0.92149651,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"51","last_page":"58"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/multiplier","display_name":"Multiplier (economics)","score":0.8834259510040283},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7173963785171509},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6464259624481201},{"id":"https://openalex.org/keywords/verilog","display_name":"Verilog","score":0.6102003455162048},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.5363591313362122},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4000929296016693},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.3599356412887573},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.23740756511688232}],"concepts":[{"id":"https://openalex.org/C124584101","wikidata":"https://www.wikidata.org/wiki/Q1053266","display_name":"Multiplier (economics)","level":2,"score":0.8834259510040283},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7173963785171509},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6464259624481201},{"id":"https://openalex.org/C2779030575","wikidata":"https://www.wikidata.org/wiki/Q827773","display_name":"Verilog","level":3,"score":0.6102003455162048},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.5363591313362122},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4000929296016693},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.3599356412887573},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.23740756511688232},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1145/1723112.1723123","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1723112.1723123","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 18th annual ACM/SIGDA international symposium on Field programmable gate arrays","raw_type":"proceedings-article"},{"id":"pmh:oai:minds.wisconsin.edu:1793/43963","is_oa":true,"landing_page_url":"http://digital.library.wisc.edu/1793/43963","pdf_url":"https://minds.wisconsin.edu/bitstream/1793/43963/1/MSThesis_Shreesha.pdf","source":{"id":"https://openalex.org/S4306401622","display_name":"Minds at UW (University of Wisconsin)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I135310074","host_organization_name":"University of Wisconsin\u2013Madison","host_organization_lineage":["https://openalex.org/I135310074"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Project Report"}],"best_oa_location":{"id":"pmh:oai:minds.wisconsin.edu:1793/43963","is_oa":true,"landing_page_url":"http://digital.library.wisc.edu/1793/43963","pdf_url":"https://minds.wisconsin.edu/bitstream/1793/43963/1/MSThesis_Shreesha.pdf","source":{"id":"https://openalex.org/S4306401622","display_name":"Minds at UW (University of Wisconsin)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I135310074","host_organization_name":"University of Wisconsin\u2013Madison","host_organization_lineage":["https://openalex.org/I135310074"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Project Report"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":true,"grobid_xml":true},"content_urls":{"pdf":"https://content.openalex.org/works/W2065034362.pdf","grobid_xml":"https://content.openalex.org/works/W2065034362.grobid-xml"},"referenced_works_count":20,"referenced_works":["https://openalex.org/W1584008964","https://openalex.org/W1587217691","https://openalex.org/W1590348499","https://openalex.org/W1593114929","https://openalex.org/W2048718388","https://openalex.org/W2103325106","https://openalex.org/W2107088801","https://openalex.org/W2110452354","https://openalex.org/W2115294662","https://openalex.org/W2118847419","https://openalex.org/W2124879637","https://openalex.org/W2132535970","https://openalex.org/W2133712953","https://openalex.org/W2154098113","https://openalex.org/W2482072910","https://openalex.org/W2491170683","https://openalex.org/W2912759893","https://openalex.org/W4234793477","https://openalex.org/W4250567769","https://openalex.org/W4285719527"],"related_works":["https://openalex.org/W2387264083","https://openalex.org/W1876592433","https://openalex.org/W2083269738","https://openalex.org/W2604877941","https://openalex.org/W2377156450","https://openalex.org/W2390885485","https://openalex.org/W4281629491","https://openalex.org/W3138499576","https://openalex.org/W2086473731","https://openalex.org/W4281295723"],"abstract_inverted_index":{"The":[0,18,80],"introduction":[1],"of":[2,14,23,60,74,87,101,167],"asymmetric":[3,76],"embedded":[4,25,77,169],"multiplier":[5,16,47,71,78,89],"blocks":[6,115],"in":[7,133],"recent":[8],"Xilinx":[9,121],"FPGAs":[10],"complicates":[11],"the":[12,24,34,44,88,98,102,130,144,148,165],"design":[13,48],"larger":[15,154],"sizes.":[17],"two":[19,29],"different":[20,30],"input":[21],"bitwidths":[22],"multipliers":[26,153],"lead":[27],"to":[28,62,96],"shifting":[31],"factors":[32],"for":[33,69],"partial":[35,93],"products":[36],"that":[37],"must":[38],"be":[39],"summed.":[40],"This":[41],"makes":[42],"even":[43],"most":[45],"straightforward":[46],"less":[49],"intuitive.":[50],"In":[51],"this":[52,107],"thesis,":[53],"I":[54],"present":[55],"a":[56],"methodology":[57],"and":[58,111,160],"set":[59],"equations":[61],"automatically":[63],"generate":[64],"Verilog":[65],"hardware":[66],"description":[67],"code":[68],"arbitrary":[70],"sizes":[72],"composed":[73],"arbitrarily-sized":[75],"cores.":[79],"presented":[81,149],"technique":[82],"also":[83,136],"uses":[84,137],"intelligent":[85],"rearrangement":[86],"block":[90],"outputs":[91],"into":[92],"product":[94],"terms":[95],"reduce":[97],"overall":[99],"delay":[100],"circuit.":[103],"Multipliers":[104],"created":[105,119,126,142],"with":[106,157],"generator":[108,150],"are":[109],"faster":[110],"use":[112],"fewer":[113,138],"DSP":[114],"than":[116,140,155],"either":[117],"those":[118,125,141],"using":[120,129,143],"Core":[122,158],"Generator":[123],"or":[124],"by":[127,164],"simply":[128],"?*?":[131,145],"operator":[132],"Verilog.":[134],"It":[135],"LUTs":[139],"operator.":[146],"Finally,":[147],"can":[151],"create":[152],"possible":[156],"Generator,":[159],"is":[161],"limited":[162],"only":[163],"number":[166],"available":[168],"multipliers.":[170]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2022,"cited_by_count":5},{"year":2021,"cited_by_count":2},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":2},{"year":2016,"cited_by_count":2},{"year":2014,"cited_by_count":2},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":3}],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2025-10-10T00:00:00"}