{"id":"https://openalex.org/W2093994565","doi":"https://doi.org/10.1145/1723112.1723122","title":"Efficient multi-ported memories for FPGAs","display_name":"Efficient multi-ported memories for FPGAs","publication_year":2010,"publication_date":"2010-02-21","ids":{"openalex":"https://openalex.org/W2093994565","doi":"https://doi.org/10.1145/1723112.1723122","mag":"2093994565"},"language":"en","primary_location":{"id":"doi:10.1145/1723112.1723122","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1723112.1723122","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 18th annual ACM/SIGDA international symposium on Field programmable gate arrays","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://utoronto.scholaris.ca/bitstreams/a103893d-5d99-484b-a4f9-ee135329af74/download","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5069087129","display_name":"Charles Eric LaForest","orcid":null},"institutions":[{"id":"https://openalex.org/I185261750","display_name":"University of Toronto","ror":"https://ror.org/03dbr7087","country_code":"CA","type":"education","lineage":["https://openalex.org/I185261750"]}],"countries":["CA"],"is_corresponding":true,"raw_author_name":"Charles Eric LaForest","raw_affiliation_strings":["University of Toronto, Toronto, ON, Canada","University of Toronto, Toronto, On, Canada"],"affiliations":[{"raw_affiliation_string":"University of Toronto, Toronto, ON, Canada","institution_ids":["https://openalex.org/I185261750"]},{"raw_affiliation_string":"University of Toronto, Toronto, On, Canada","institution_ids":["https://openalex.org/I185261750"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5110755517","display_name":"J. Gregory Steffan","orcid":null},"institutions":[{"id":"https://openalex.org/I185261750","display_name":"University of Toronto","ror":"https://ror.org/03dbr7087","country_code":"CA","type":"education","lineage":["https://openalex.org/I185261750"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"J. Gregory Steffan","raw_affiliation_strings":["University of Toronto, Toronto, ON, Canada","University of Toronto, Toronto, On, Canada"],"affiliations":[{"raw_affiliation_string":"University of Toronto, Toronto, ON, Canada","institution_ids":["https://openalex.org/I185261750"]},{"raw_affiliation_string":"University of Toronto, Toronto, On, Canada","institution_ids":["https://openalex.org/I185261750"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5069087129"],"corresponding_institution_ids":["https://openalex.org/I185261750"],"apc_list":null,"apc_paid":null,"fwci":6.8227,"has_fulltext":true,"cited_by_count":128,"citation_normalized_percentile":{"value":0.97097944,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":95,"max":100},"biblio":{"volume":null,"issue":null,"first_page":"41","last_page":"50"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/porting","display_name":"Porting","score":0.978233814239502},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.769696831703186},{"id":"https://openalex.org/keywords/stratix","display_name":"Stratix","score":0.7690795660018921},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7676911950111389},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.6599277853965759},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.5295934081077576},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5279226303100586},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4544071555137634},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3316936492919922},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.19587019085884094},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.07853448390960693},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.06570541858673096}],"concepts":[{"id":"https://openalex.org/C106251023","wikidata":"https://www.wikidata.org/wiki/Q851989","display_name":"Porting","level":3,"score":0.978233814239502},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.769696831703186},{"id":"https://openalex.org/C2776277307","wikidata":"https://www.wikidata.org/wiki/Q22074755","display_name":"Stratix","level":3,"score":0.7690795660018921},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7676911950111389},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.6599277853965759},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.5295934081077576},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5279226303100586},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4544071555137634},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3316936492919922},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.19587019085884094},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.07853448390960693},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.06570541858673096},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":5,"locations":[{"id":"doi:10.1145/1723112.1723122","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1723112.1723122","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 18th annual ACM/SIGDA international symposium on Field programmable gate arrays","raw_type":"proceedings-article"},{"id":"pmh:oai:utoronto.scholaris.ca:1807/18801","is_oa":true,"landing_page_url":"http://hdl.handle.net/1807/18801","pdf_url":"https://utoronto.scholaris.ca/bitstreams/a103893d-5d99-484b-a4f9-ee135329af74/download","source":{"id":"https://openalex.org/S7407055458","display_name":"TSpace","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by-nc-sa","license_id":"https://openalex.org/licenses/cc-by-nc-sa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"Thesis"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.158.3859","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.158.3859","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.eecg.toronto.edu/~steffan/papers/laforest_fpga10.pdf","raw_type":"text"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.168.3994","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.168.3994","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.eecg.utoronto.ca/%7Elaforest/Efficient_Multi-Ported_Memories_for_FPGAs.pdf","raw_type":"text"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.168.4091","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.168.4091","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.eecg.utoronto.ca/%7Elaforest/multiport/FPGA2010-LaForest-Paper.pdf","raw_type":"text"}],"best_oa_location":{"id":"pmh:oai:utoronto.scholaris.ca:1807/18801","is_oa":true,"landing_page_url":"http://hdl.handle.net/1807/18801","pdf_url":"https://utoronto.scholaris.ca/bitstreams/a103893d-5d99-484b-a4f9-ee135329af74/download","source":{"id":"https://openalex.org/S7407055458","display_name":"TSpace","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by-nc-sa","license_id":"https://openalex.org/licenses/cc-by-nc-sa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"Thesis"},"sustainable_development_goals":[{"score":0.6100000143051147,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":true,"pdf":true},"content_urls":{"pdf":"https://content.openalex.org/works/W2093994565.pdf","grobid_xml":"https://content.openalex.org/works/W2093994565.grobid-xml"},"referenced_works_count":19,"referenced_works":["https://openalex.org/W1482836228","https://openalex.org/W1578876327","https://openalex.org/W1995348478","https://openalex.org/W2024080903","https://openalex.org/W2089363288","https://openalex.org/W2094224213","https://openalex.org/W2108616660","https://openalex.org/W2111683449","https://openalex.org/W2117041600","https://openalex.org/W2121076909","https://openalex.org/W2128252715","https://openalex.org/W2129565950","https://openalex.org/W2135270610","https://openalex.org/W2137860371","https://openalex.org/W2148051985","https://openalex.org/W2148339733","https://openalex.org/W2161864047","https://openalex.org/W2164361660","https://openalex.org/W2166507185"],"related_works":["https://openalex.org/W2356602486","https://openalex.org/W2351992668","https://openalex.org/W2324828474","https://openalex.org/W2374315191","https://openalex.org/W1509155667","https://openalex.org/W2518118925","https://openalex.org/W3208151864","https://openalex.org/W2093994565","https://openalex.org/W1564576805","https://openalex.org/W4254372399"],"abstract_inverted_index":{"Multi-ported":[0],"memories":[1,31,51],"are":[2],"challenging":[3],"to":[4,36,64,103],"implement":[5],"with":[6,52],"FPGAs":[7,97],"since":[8],"the":[9,24,130],"provided":[10],"block":[11,47],"RAMs":[12,48],"typically":[13],"have":[14],"only":[15],"two":[16],"ports.":[17],"We":[18],"present":[19],"a":[20,41,81,106,115,120,125],"thorough":[21],"exploration":[22],"of":[23,27,55],"design":[25,43],"space":[26],"FPGA-based":[28],"soft":[29],"multi-ported":[30,50],"by":[32],"evaluating":[33],"conventional":[34,75],"solutions":[35],"this":[37],"problem,":[38],"and":[39,57,60,110,119],"introduce":[40],"new":[42],"that":[44,88],"efficiently":[45],"combines":[46],"into":[49],"arbitrary":[53],"numbers":[54],"read":[56],"write":[58],"ports":[59],"true":[61],"random":[62],"access":[63],"any":[65],"memory":[66,87],"location,":[67],"while":[68,98],"achieving":[69],"significantly":[70],"higher":[71],"operating":[72],"frequencies":[73],"than":[74],"approaches.":[76],"For":[77],"example":[78],"we":[79],"build":[80],"256-location,":[82],"32-bit,":[83],"12-ported":[84],"(4-write,":[85],"8-read)":[86],"operates":[89],"at":[90],"281":[91],"MHz":[92],"on":[93],"Altera":[94],"Stratix":[95],"III":[96],"consuming":[99],"an":[100],"area":[101,112],"equivalent":[102],"3679":[104],"ALMs:":[105],"43%":[107],"speed":[108,122],"improvement":[109,123],"84%":[111],"reduction":[113],"over":[114,124],"pure":[116,126,131],"ALM":[117],"implementation,":[118,128],"61%":[121],"\"multipumped\"":[127],"although":[129],"multipumped":[132],"implementation":[133],"is":[134],"7.2x":[135],"smaller.":[136]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":6},{"year":2023,"cited_by_count":5},{"year":2022,"cited_by_count":8},{"year":2021,"cited_by_count":6},{"year":2020,"cited_by_count":8},{"year":2019,"cited_by_count":10},{"year":2018,"cited_by_count":5},{"year":2017,"cited_by_count":10},{"year":2016,"cited_by_count":14},{"year":2015,"cited_by_count":16},{"year":2014,"cited_by_count":10},{"year":2013,"cited_by_count":10},{"year":2012,"cited_by_count":10}],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2025-10-10T00:00:00"}