{"id":"https://openalex.org/W2133004230","doi":"https://doi.org/10.1145/1723112.1723119","title":"Combining multicore and reconfigurable instruction set extensions","display_name":"Combining multicore and reconfigurable instruction set extensions","publication_year":2010,"publication_date":"2010-02-21","ids":{"openalex":"https://openalex.org/W2133004230","doi":"https://doi.org/10.1145/1723112.1723119","mag":"2133004230"},"language":"en","primary_location":{"id":"doi:10.1145/1723112.1723119","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1723112.1723119","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 18th annual ACM/SIGDA international symposium on Field programmable gate arrays","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100382190","display_name":"Zhi\u2010Min Chen","orcid":"https://orcid.org/0000-0002-4066-531X"},"institutions":[{"id":"https://openalex.org/I859038795","display_name":"Virginia Tech","ror":"https://ror.org/02smfhw86","country_code":"US","type":"education","lineage":["https://openalex.org/I859038795"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Zhimin Chen","raw_affiliation_strings":["Virginia Tech, Blacksburg, VA, USA","Virginia Tech, , Blacksburg, VA, USA"],"affiliations":[{"raw_affiliation_string":"Virginia Tech, Blacksburg, VA, USA","institution_ids":["https://openalex.org/I859038795"]},{"raw_affiliation_string":"Virginia Tech, , Blacksburg, VA, USA","institution_ids":["https://openalex.org/I859038795"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5040869934","display_name":"Richard Neil Pittman","orcid":null},"institutions":[{"id":"https://openalex.org/I1290206253","display_name":"Microsoft (United States)","ror":"https://ror.org/00d0nc645","country_code":"US","type":"company","lineage":["https://openalex.org/I1290206253"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Richard Neil Pittman","raw_affiliation_strings":["Microsoft Research, Redmond, WA, USA"],"affiliations":[{"raw_affiliation_string":"Microsoft Research, Redmond, WA, USA","institution_ids":["https://openalex.org/I1290206253"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5024695101","display_name":"Alessandro Forin","orcid":"https://orcid.org/0000-0003-2902-2337"},"institutions":[{"id":"https://openalex.org/I1290206253","display_name":"Microsoft (United States)","ror":"https://ror.org/00d0nc645","country_code":"US","type":"company","lineage":["https://openalex.org/I1290206253"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Alessandro Forin","raw_affiliation_strings":["Microsoft Research, Redmond, WA, USA"],"affiliations":[{"raw_affiliation_string":"Microsoft Research, Redmond, WA, USA","institution_ids":["https://openalex.org/I1290206253"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5100382190"],"corresponding_institution_ids":["https://openalex.org/I859038795"],"apc_list":null,"apc_paid":null,"fwci":3.4956,"has_fulltext":false,"cited_by_count":18,"citation_normalized_percentile":{"value":0.93254312,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"33","last_page":"36"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8395633697509766},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.762755274772644},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.7606022357940674},{"id":"https://openalex.org/keywords/exploit","display_name":"Exploit","score":0.7215909361839294},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7070524096488953},{"id":"https://openalex.org/keywords/complement","display_name":"Complement (music)","score":0.689629852771759},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.6416699886322021},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5896164178848267},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5783672332763672},{"id":"https://openalex.org/keywords/core","display_name":"Core (optical fiber)","score":0.5358855128288269},{"id":"https://openalex.org/keywords/parallelism","display_name":"Parallelism (grammar)","score":0.5305070281028748},{"id":"https://openalex.org/keywords/many-core","display_name":"Many core","score":0.4543132781982422},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.44386690855026245},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.33146029710769653},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.2708878517150879},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.13260382413864136}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8395633697509766},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.762755274772644},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.7606022357940674},{"id":"https://openalex.org/C165696696","wikidata":"https://www.wikidata.org/wiki/Q11287","display_name":"Exploit","level":2,"score":0.7215909361839294},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7070524096488953},{"id":"https://openalex.org/C112313634","wikidata":"https://www.wikidata.org/wiki/Q7886648","display_name":"Complement (music)","level":5,"score":0.689629852771759},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.6416699886322021},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5896164178848267},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5783672332763672},{"id":"https://openalex.org/C2164484","wikidata":"https://www.wikidata.org/wiki/Q5170150","display_name":"Core (optical fiber)","level":2,"score":0.5358855128288269},{"id":"https://openalex.org/C2781172179","wikidata":"https://www.wikidata.org/wiki/Q853109","display_name":"Parallelism (grammar)","level":2,"score":0.5305070281028748},{"id":"https://openalex.org/C3020431745","wikidata":"https://www.wikidata.org/wiki/Q25325220","display_name":"Many core","level":2,"score":0.4543132781982422},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.44386690855026245},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.33146029710769653},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2708878517150879},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.13260382413864136},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.0},{"id":"https://openalex.org/C55493867","wikidata":"https://www.wikidata.org/wiki/Q7094","display_name":"Biochemistry","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C188082640","wikidata":"https://www.wikidata.org/wiki/Q1780899","display_name":"Complementation","level":4,"score":0.0},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0},{"id":"https://openalex.org/C104317684","wikidata":"https://www.wikidata.org/wiki/Q7187","display_name":"Gene","level":2,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C127716648","wikidata":"https://www.wikidata.org/wiki/Q104053","display_name":"Phenotype","level":3,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1723112.1723119","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1723112.1723119","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 18th annual ACM/SIGDA international symposium on Field programmable gate arrays","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W421168466","https://openalex.org/W2007572995","https://openalex.org/W2046245235","https://openalex.org/W2066339098","https://openalex.org/W2123264781","https://openalex.org/W2173674295","https://openalex.org/W2985401374"],"related_works":["https://openalex.org/W4255057712","https://openalex.org/W4251458280","https://openalex.org/W2512412909","https://openalex.org/W1547865754","https://openalex.org/W2126398188","https://openalex.org/W2116570023","https://openalex.org/W4210605172","https://openalex.org/W4245707462","https://openalex.org/W4248999141","https://openalex.org/W4243132314"],"abstract_inverted_index":{"The":[0],"shift":[1],"to":[2,12],"multi-core":[3,29,65],"processors":[4,30],"presents":[5],"a":[6,54,84,90],"number":[7],"of":[8,19,27,51],"opportunities":[9],"and":[10,31,39,67],"challenges":[11],"different":[13,49],"research":[14],"fields,":[15],"including":[16],"the":[17,25,40,58,64,68],"field":[18],"FPGA":[20],"applications.":[21],"This":[22],"paper":[23],"investigates":[24],"advantages":[26],"combining":[28,77],"reconfigurable":[32,69],"instruction":[33,70],"set":[34,71],"extensions.":[35],"Both":[36],"our":[37],"analysis":[38],"experimental":[41],"results":[42],"show":[43],"that":[44,63],"these":[45,78],"two":[46,79],"approaches":[47],"exploit":[48],"levels":[50],"parallelism.":[52],"Using":[53],"case":[55],"study":[56],"on":[57],"Floyd-Warshall":[59],"algorithm,":[60],"we":[61,82],"demonstrate":[62],"architecture":[66],"extensions":[72],"complement":[73],"each":[74],"other.":[75],"By":[76],"methods":[80],"together":[81],"find":[83],"win-win":[85],"solution,":[86],"which":[87],"gives":[88],"us":[89],"more":[91],"efficient":[92],"implementation":[93],"with":[94],"higher":[95],"performance.":[96]},"counts_by_year":[{"year":2019,"cited_by_count":1},{"year":2014,"cited_by_count":3},{"year":2013,"cited_by_count":3},{"year":2012,"cited_by_count":3}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}