{"id":"https://openalex.org/W1985046107","doi":"https://doi.org/10.1145/1723112.1723118","title":"Predicting the performance of application-specific NoCs implemented on FPGAs","display_name":"Predicting the performance of application-specific NoCs implemented on FPGAs","publication_year":2010,"publication_date":"2010-02-21","ids":{"openalex":"https://openalex.org/W1985046107","doi":"https://doi.org/10.1145/1723112.1723118","mag":"1985046107"},"language":"en","primary_location":{"id":"doi:10.1145/1723112.1723118","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1723112.1723118","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 18th annual ACM/SIGDA international symposium on Field programmable gate arrays","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100657722","display_name":"Jason Lee","orcid":"https://orcid.org/0000-0003-1604-1395"},"institutions":[{"id":"https://openalex.org/I18014758","display_name":"Simon Fraser University","ror":"https://ror.org/0213rcc28","country_code":"CA","type":"education","lineage":["https://openalex.org/I18014758"]}],"countries":["CA"],"is_corresponding":true,"raw_author_name":"Jason Lee","raw_affiliation_strings":["Simon Fraser University, Burnaby, BC, Canada","[Simon Fraser University Burnaby, BC, Canada]"],"affiliations":[{"raw_affiliation_string":"Simon Fraser University, Burnaby, BC, Canada","institution_ids":["https://openalex.org/I18014758"]},{"raw_affiliation_string":"[Simon Fraser University Burnaby, BC, Canada]","institution_ids":["https://openalex.org/I18014758"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5062627025","display_name":"Lesley Shannon","orcid":"https://orcid.org/0000-0002-7050-6184"},"institutions":[{"id":"https://openalex.org/I18014758","display_name":"Simon Fraser University","ror":"https://ror.org/0213rcc28","country_code":"CA","type":"education","lineage":["https://openalex.org/I18014758"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Lesley Shannon","raw_affiliation_strings":["Simon Fraser University, Burnaby, BC, Canada","[Simon Fraser University Burnaby, BC, Canada]"],"affiliations":[{"raw_affiliation_string":"Simon Fraser University, Burnaby, BC, Canada","institution_ids":["https://openalex.org/I18014758"]},{"raw_affiliation_string":"[Simon Fraser University Burnaby, BC, Canada]","institution_ids":["https://openalex.org/I18014758"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5100657722"],"corresponding_institution_ids":["https://openalex.org/I18014758"],"apc_list":null,"apc_paid":null,"fwci":4.2735,"has_fulltext":false,"cited_by_count":15,"citation_normalized_percentile":{"value":0.94266805,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"23","last_page":"32"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9975000023841858,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9958999752998352,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/network-topology","display_name":"Network topology","score":0.8229846954345703},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7728291749954224},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.6620901823043823},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6429709792137146},{"id":"https://openalex.org/keywords/network-on-a-chip","display_name":"Network on a chip","score":0.6407017111778259},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.6041724681854248},{"id":"https://openalex.org/keywords/design-space-exploration","display_name":"Design space exploration","score":0.5257012844085693},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5107302665710449},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.5028557181358337},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.48458993434906006},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.33515384793281555},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.23578649759292603},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.1605553925037384},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.08273118734359741}],"concepts":[{"id":"https://openalex.org/C199845137","wikidata":"https://www.wikidata.org/wiki/Q145490","display_name":"Network topology","level":2,"score":0.8229846954345703},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7728291749954224},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.6620901823043823},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6429709792137146},{"id":"https://openalex.org/C128519102","wikidata":"https://www.wikidata.org/wiki/Q339554","display_name":"Network on a chip","level":2,"score":0.6407017111778259},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.6041724681854248},{"id":"https://openalex.org/C2776221188","wikidata":"https://www.wikidata.org/wiki/Q21072556","display_name":"Design space exploration","level":2,"score":0.5257012844085693},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5107302665710449},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.5028557181358337},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.48458993434906006},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.33515384793281555},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.23578649759292603},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.1605553925037384},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.08273118734359741}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1723112.1723118","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1723112.1723118","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 18th annual ACM/SIGDA international symposium on Field programmable gate arrays","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Peace, Justice and strong institutions","id":"https://metadata.un.org/sdg/16","score":0.41999998688697815}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W1522803764","https://openalex.org/W1555458504","https://openalex.org/W2003856929","https://openalex.org/W2017275473","https://openalex.org/W2051542972","https://openalex.org/W2100263028","https://openalex.org/W2108827571","https://openalex.org/W2116793508","https://openalex.org/W2119677480","https://openalex.org/W2119682984","https://openalex.org/W2123184444","https://openalex.org/W2128728233","https://openalex.org/W2136044288","https://openalex.org/W2140085060","https://openalex.org/W2166214095","https://openalex.org/W6633415005"],"related_works":["https://openalex.org/W1980085932","https://openalex.org/W2594964164","https://openalex.org/W2030249421","https://openalex.org/W1966736993","https://openalex.org/W2022199660","https://openalex.org/W2547794540","https://openalex.org/W2161995522","https://openalex.org/W2135981148","https://openalex.org/W2171872191","https://openalex.org/W2129678152"],"abstract_inverted_index":{"Modern":[0],"FPGAs":[1],"are":[2,36,55],"able":[3],"to":[4,32,38,132],"implement":[5],"complex":[6],"systems":[7],"such":[8],"as":[9,111],"Systems-on-Chips":[10],"(SoCs)":[11],"and":[12,24,42,52,142],"Networks-on-Chips":[13],"(NoCs).":[14],"Appropriate":[15],"NoC":[16,76,110],"topology":[17,67,84,171],"choices":[18],"for":[19,47,170],"ASICs":[20],"have":[21,97],"been":[22],"investigated":[23],"typically":[25],"topologies":[26],"that":[27,102,129],"can":[28,164],"be":[29,166],"easily":[30],"mapped":[31],"a":[33,87,109,112,126,136],"two-dimensional":[34],"fabric":[35,54],"used":[37,167],"reduce":[39],"chip":[40,140],"area":[41],"ensure":[43],"electrical":[44],"characteristics.":[45],"However,":[46],"FPGAs,":[48],"each":[49],"device's":[50],"size":[51],"routing":[53,151],"fixed.":[56],"Since":[57],"these":[58],"resources":[59],"exist":[60],"independent":[61],"of":[62,66,74,108,114,125,138,159],"use,":[63],"the":[64,72,75,104,115,123,157],"choice":[65],"is":[68,121,130],"only":[69],"limited":[70],"by":[71,168],"performance":[73,89],"itself.":[77],"In":[78],"this":[79,94],"work,":[80],"we":[81,96],"investigate":[82],"how":[83,147],"characteristics":[85],"impact":[86],"NoC's":[88],"on":[90],"an":[91,99,148],"FPGA.":[92],"From":[93],"analysis,":[95],"created":[98],"analytical":[100],"model":[101,120],"describes":[103],"maximum":[105],"operating":[106],"frequency":[107],"function":[113],"topology's":[116],"network":[117],"parameters.":[118],"This":[119],"in":[122,156],"form":[124],"simple":[127],"equation":[128],"accurate":[131],"within":[133],"4.68%":[134],"across":[135],"range":[137],"topologies,":[139],"sizes,":[141],"device":[143],"families.":[144],"It":[145],"demonstrates":[146],"FPGA's":[149],"prefabricated":[150],"interconnect":[152],"provides":[153],"increased":[154],"freedom":[155],"selection":[158],"application-specific":[160],"topologies.":[161],"Furthermore,":[162],"it":[163],"also":[165],"designers":[169],"design":[172],"space":[173],"exploration":[174],"before":[175],"implementation.":[176]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2014,"cited_by_count":2},{"year":2013,"cited_by_count":2},{"year":2012,"cited_by_count":6}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}