{"id":"https://openalex.org/W2031469711","doi":"https://doi.org/10.1145/1708046.1708048","title":"Declarative data-parallel programming with the accelerator system","display_name":"Declarative data-parallel programming with the accelerator system","publication_year":2010,"publication_date":"2010-01-19","ids":{"openalex":"https://openalex.org/W2031469711","doi":"https://doi.org/10.1145/1708046.1708048","mag":"2031469711"},"language":"en","primary_location":{"id":"doi:10.1145/1708046.1708048","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1708046.1708048","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 5th ACM SIGPLAN workshop on Declarative aspects of multicore programming","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101711903","display_name":"Satnam Singh","orcid":"https://orcid.org/0009-0006-4229-0554"},"institutions":[{"id":"https://openalex.org/I4210164937","display_name":"Microsoft Research (United Kingdom)","ror":"https://ror.org/05k87vq12","country_code":"GB","type":"company","lineage":["https://openalex.org/I1290206253","https://openalex.org/I4210164937"]}],"countries":["GB"],"is_corresponding":true,"raw_author_name":"Satnam Singh","raw_affiliation_strings":["Microsoft, Cambridge, United Kingdom"],"affiliations":[{"raw_affiliation_string":"Microsoft, Cambridge, United Kingdom","institution_ids":["https://openalex.org/I4210164937"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5101711903"],"corresponding_institution_ids":["https://openalex.org/I4210164937"],"apc_list":null,"apc_paid":null,"fwci":1.2484,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":{"value":0.80591693,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"2"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9973000288009644,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9969000220298767,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8890573978424072},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.6139863133430481},{"id":"https://openalex.org/keywords/simd","display_name":"SIMD","score":0.5325585603713989},{"id":"https://openalex.org/keywords/programmer","display_name":"Programmer","score":0.49219217896461487},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.43521246314048767},{"id":"https://openalex.org/keywords/domain-specific-language","display_name":"Domain-specific language","score":0.43147820234298706},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3889627456665039}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8890573978424072},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6139863133430481},{"id":"https://openalex.org/C150552126","wikidata":"https://www.wikidata.org/wiki/Q339387","display_name":"SIMD","level":2,"score":0.5325585603713989},{"id":"https://openalex.org/C2778514511","wikidata":"https://www.wikidata.org/wiki/Q1374194","display_name":"Programmer","level":2,"score":0.49219217896461487},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.43521246314048767},{"id":"https://openalex.org/C135257023","wikidata":"https://www.wikidata.org/wiki/Q691358","display_name":"Domain-specific language","level":2,"score":0.43147820234298706},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3889627456665039}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1708046.1708048","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1708046.1708048","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 5th ACM SIGPLAN workshop on Declarative aspects of multicore programming","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.44999998807907104}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2291920536","https://openalex.org/W2162726111","https://openalex.org/W2022397046","https://openalex.org/W1603583590","https://openalex.org/W338671845","https://openalex.org/W2117755361","https://openalex.org/W2286348849","https://openalex.org/W2018511057","https://openalex.org/W2478126787","https://openalex.org/W1587248296"],"abstract_inverted_index":{"The":[0,72,183,199],"Accelerator":[1,102,140,155,188,222],"project":[2],"at":[3],"Microsoft":[4],"Research":[5],"is":[6,52,64,88,153,213],"developing":[7],"a":[8,13,55,66,115],"data-parallel":[9,75,78,97,238],"library":[10,51,73,118,223],"which":[11,42,121],"provides":[12,74],"high":[14],"level":[15,94,229],"and":[16,28,77,84,107,146,172,211,235,252],"accessible":[17],"mechanism":[18],"for":[19,125,142,180,187,232,249],"producing":[20],"code":[21,145],"that":[22,154,166],"executes":[23],"on":[24,46,99],"GPUs":[25],"(via":[26],"DirectX)":[27],"X64":[29],"multi-cores":[30],"using":[31],"SIMD":[32,209],"instructions.":[33],"An":[34],"experimental":[35],"target":[36,186,202],"can":[37,43],"also":[38,89],"produced":[39],"VHDL":[40],"netlists":[41],"be":[44,169],"implemented":[45],"FPGA":[47],"circuits.":[48],"Although":[49],"the":[50,59,129,139,147,181,217,221,227,233],"developed":[53,246],"in":[54,62,114,119,196],"mainstream":[56],"imperative":[57],"language":[58],"user":[60],"programs":[61,165],"what":[63],"essentially":[65],"functional":[67],"embedded":[68],"domain":[69,95],"specific":[70,96],"language.":[71],"arrays":[76],"operations":[79],"e.g.":[80,103],"element-wise":[81],"operations,":[82],"reductions,":[83],"matrix":[85],"transformations.":[86],"It":[87],"possible":[90,214],"to":[91,168,177,201,216],"layer":[92],"higher":[93,132],"languages":[98],"top":[100],"of":[101,131,220,230,242],"parallel":[104],"bitonic":[105],"sorters":[106],"mergers":[108],"(e.g.":[109],"Batcher's)":[110],"have":[111,244],"been":[112,245],"expressed":[113],"combinator":[116],"based":[117],"F#":[120],"has":[122],"appealing":[123],"properties":[124],"composing":[126],"computations":[127],"through":[128],"use":[130],"order":[133],"functions.":[134],"A":[135,240],"key":[136],"distinction":[137],"between":[138],"approach":[141],"generating":[143,164],"GPU":[144],"CUDA":[148],"path":[149],"supported":[150],"by":[151,158,163,191,224],"NVidia":[152],"works":[156,195],"on-line":[157],"jit-ing":[159],"rather":[160],"than":[161],"off-line":[162,197],"need":[167],"further":[170],"compiled":[171],"executed.":[173],"This":[174],"greatly":[175],"simplifies":[176],"usage":[178],"model":[179],"programmer.":[182],"circuit":[184],"generator":[185],"cannot":[189],"work":[190],"ji-ting":[192],"so":[193],"it":[194],"mode.":[198],"ability":[200],"three":[203],"quite":[204],"different":[205],"architectures":[206],"(GPUs,":[207],"multi-core":[208],"instructions":[210],"FPGAs)":[212],"due":[215],"careful":[218],"design":[219],"picking":[225],"just":[226],"right":[228],"abstraction":[231],"data":[234],"its":[236],"associated":[237],"operations.":[239],"series":[241],"examples":[243],"including":[247],"applications":[248],"image":[250],"processing":[251],"motion":[253],"estimation.":[254]},"counts_by_year":[{"year":2019,"cited_by_count":1},{"year":2015,"cited_by_count":2},{"year":2013,"cited_by_count":3},{"year":2012,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}