{"id":"https://openalex.org/W1973115070","doi":"https://doi.org/10.1145/1698759.1698764","title":"Benchmarking and evaluating reconfigurable architectures targeting the mobile domain","display_name":"Benchmarking and evaluating reconfigurable architectures targeting the mobile domain","publication_year":2010,"publication_date":"2010-02-01","ids":{"openalex":"https://openalex.org/W1973115070","doi":"https://doi.org/10.1145/1698759.1698764","mag":"1973115070"},"language":"en","primary_location":{"id":"doi:10.1145/1698759.1698764","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1698759.1698764","pdf_url":null,"source":{"id":"https://openalex.org/S105046310","display_name":"ACM Transactions on Design Automation of Electronic Systems","issn_l":"1084-4309","issn":["1084-4309","1557-7309"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Design Automation of Electronic Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5002356859","display_name":"Peter Jamieson","orcid":"https://orcid.org/0000-0002-3741-0201"},"institutions":[{"id":"https://openalex.org/I83328450","display_name":"Miami University","ror":"https://ror.org/05nbqxr67","country_code":"US","type":"education","lineage":["https://openalex.org/I83328450"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Peter Jamieson","raw_affiliation_strings":["Miami University, Oxford, OH"],"affiliations":[{"raw_affiliation_string":"Miami University, Oxford, OH","institution_ids":["https://openalex.org/I83328450"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5086939715","display_name":"Tobias Becker","orcid":"https://orcid.org/0000-0001-5939-6757"},"institutions":[{"id":"https://openalex.org/I47508984","display_name":"Imperial College London","ror":"https://ror.org/041kmwe10","country_code":"GB","type":"education","lineage":["https://openalex.org/I47508984"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Tobias Becker","raw_affiliation_strings":["Imperial College, London, UK","Imperial College , London, UK"],"affiliations":[{"raw_affiliation_string":"Imperial College, London, UK","institution_ids":["https://openalex.org/I47508984"]},{"raw_affiliation_string":"Imperial College , London, UK","institution_ids":["https://openalex.org/I47508984"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5091532722","display_name":"Peter Y. K. Cheung","orcid":"https://orcid.org/0000-0002-8236-1816"},"institutions":[{"id":"https://openalex.org/I47508984","display_name":"Imperial College London","ror":"https://ror.org/041kmwe10","country_code":"GB","type":"education","lineage":["https://openalex.org/I47508984"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Peter Y. K. Cheung","raw_affiliation_strings":["Imperial College, London, UK","Imperial College , London, UK"],"affiliations":[{"raw_affiliation_string":"Imperial College, London, UK","institution_ids":["https://openalex.org/I47508984"]},{"raw_affiliation_string":"Imperial College , London, UK","institution_ids":["https://openalex.org/I47508984"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5057940557","display_name":"Wayne Luk","orcid":"https://orcid.org/0000-0002-6750-927X"},"institutions":[{"id":"https://openalex.org/I47508984","display_name":"Imperial College London","ror":"https://ror.org/041kmwe10","country_code":"GB","type":"education","lineage":["https://openalex.org/I47508984"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Wayne Luk","raw_affiliation_strings":["Imperial College, London, UK","Imperial College , London, UK"],"affiliations":[{"raw_affiliation_string":"Imperial College, London, UK","institution_ids":["https://openalex.org/I47508984"]},{"raw_affiliation_string":"Imperial College , London, UK","institution_ids":["https://openalex.org/I47508984"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5073224043","display_name":"Tero Rissa","orcid":null},"institutions":[{"id":"https://openalex.org/I2738502077","display_name":"Nokia (Finland)","ror":"https://ror.org/04pkc8m17","country_code":"FI","type":"company","lineage":["https://openalex.org/I2738502077"]}],"countries":["FI"],"is_corresponding":false,"raw_author_name":"Tero Rissa","raw_affiliation_strings":["Nokia Devices R&D"],"affiliations":[{"raw_affiliation_string":"Nokia Devices R&D","institution_ids":["https://openalex.org/I2738502077"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5089384208","display_name":"Teemu Pitk\u00e4nen","orcid":null},"institutions":[{"id":"https://openalex.org/I4210133110","display_name":"Tampere University","ror":null,"country_code":"FI","type":null,"lineage":["https://openalex.org/I4210133110"]}],"countries":["FI"],"is_corresponding":false,"raw_author_name":"Teemu Pitk\u00e4nen","raw_affiliation_strings":["Tampere University of Technology, Tampere, Finland","Tampere University of Technology , Tampere, Finland"],"affiliations":[{"raw_affiliation_string":"Tampere University of Technology, Tampere, Finland","institution_ids":["https://openalex.org/I4210133110"]},{"raw_affiliation_string":"Tampere University of Technology , Tampere, Finland","institution_ids":["https://openalex.org/I4210133110"]}]}],"institutions":[],"countries_distinct_count":3,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5002356859"],"corresponding_institution_ids":["https://openalex.org/I83328450"],"apc_list":null,"apc_paid":null,"fwci":1.2484,"has_fulltext":false,"cited_by_count":17,"citation_normalized_percentile":{"value":0.79888214,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":"15","issue":"2","first_page":"1","last_page":"24"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/suite","display_name":"Suite","score":0.9010905623435974},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8555953502655029},{"id":"https://openalex.org/keywords/benchmarking","display_name":"Benchmarking","score":0.8515889048576355},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.8285481929779053},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8231299519538879},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5763049125671387},{"id":"https://openalex.org/keywords/correctness","display_name":"Correctness","score":0.5758281946182251},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5628880858421326},{"id":"https://openalex.org/keywords/reconfigurable-computing","display_name":"Reconfigurable computing","score":0.5437896847724915},{"id":"https://openalex.org/keywords/domain","display_name":"Domain (mathematical analysis)","score":0.5275851488113403},{"id":"https://openalex.org/keywords/power-consumption","display_name":"Power consumption","score":0.432317316532135},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.34518417716026306},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.06410223245620728}],"concepts":[{"id":"https://openalex.org/C79581498","wikidata":"https://www.wikidata.org/wiki/Q1367530","display_name":"Suite","level":2,"score":0.9010905623435974},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8555953502655029},{"id":"https://openalex.org/C86251818","wikidata":"https://www.wikidata.org/wiki/Q816754","display_name":"Benchmarking","level":2,"score":0.8515889048576355},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.8285481929779053},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8231299519538879},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5763049125671387},{"id":"https://openalex.org/C55439883","wikidata":"https://www.wikidata.org/wiki/Q360812","display_name":"Correctness","level":2,"score":0.5758281946182251},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5628880858421326},{"id":"https://openalex.org/C142962650","wikidata":"https://www.wikidata.org/wiki/Q240838","display_name":"Reconfigurable computing","level":3,"score":0.5437896847724915},{"id":"https://openalex.org/C36503486","wikidata":"https://www.wikidata.org/wiki/Q11235244","display_name":"Domain (mathematical analysis)","level":2,"score":0.5275851488113403},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.432317316532135},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.34518417716026306},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.06410223245620728},{"id":"https://openalex.org/C162853370","wikidata":"https://www.wikidata.org/wiki/Q39809","display_name":"Marketing","level":1,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0},{"id":"https://openalex.org/C95457728","wikidata":"https://www.wikidata.org/wiki/Q309","display_name":"History","level":0,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C144133560","wikidata":"https://www.wikidata.org/wiki/Q4830453","display_name":"Business","level":0,"score":0.0},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0},{"id":"https://openalex.org/C166957645","wikidata":"https://www.wikidata.org/wiki/Q23498","display_name":"Archaeology","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1698759.1698764","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1698759.1698764","pdf_url":null,"source":{"id":"https://openalex.org/S105046310","display_name":"ACM Transactions on Design Automation of Electronic Systems","issn_l":"1084-4309","issn":["1084-4309","1557-7309"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Design Automation of Electronic Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.8299999833106995,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":31,"referenced_works":["https://openalex.org/W1523051745","https://openalex.org/W1557877906","https://openalex.org/W1591702000","https://openalex.org/W1719300925","https://openalex.org/W1970088125","https://openalex.org/W1977214976","https://openalex.org/W1992976995","https://openalex.org/W2029541370","https://openalex.org/W2035561773","https://openalex.org/W2035847677","https://openalex.org/W2072249022","https://openalex.org/W2077892593","https://openalex.org/W2111756578","https://openalex.org/W2116094656","https://openalex.org/W2118014020","https://openalex.org/W2120428171","https://openalex.org/W2120763018","https://openalex.org/W2123453286","https://openalex.org/W2136133094","https://openalex.org/W2137118189","https://openalex.org/W2137769675","https://openalex.org/W2137958116","https://openalex.org/W2138840350","https://openalex.org/W2154900953","https://openalex.org/W2155057041","https://openalex.org/W2158417377","https://openalex.org/W2170510975","https://openalex.org/W2172234488","https://openalex.org/W4235310052","https://openalex.org/W4241445928","https://openalex.org/W4241904697"],"related_works":["https://openalex.org/W4238897586","https://openalex.org/W435179959","https://openalex.org/W2619091065","https://openalex.org/W2059640416","https://openalex.org/W1490753184","https://openalex.org/W2284465472","https://openalex.org/W2291782699","https://openalex.org/W1993948687","https://openalex.org/W2011676020","https://openalex.org/W2000169967"],"abstract_inverted_index":{"We":[0],"present":[1],"the":[2,9,18,62,69,83,93,101,109,118,143],"GroundHog":[3],"2009":[4],"benchmarking":[5],"suite":[6,24],"that":[7,131],"evaluates":[8],"power":[10,110,136,144],"consumption":[11,111,145],"of":[12,54,61,71,95,103,112,146],"reconfigurable":[13,58],"technology":[14],"for":[15,35,135],"applications":[16],"targeting":[17,117],"mobile":[19,119],"computing":[20],"domain.":[21,120],"This":[22],"benchmark":[23,105],"includes":[25],"seven":[26],"designs;":[27],"one":[28],"design":[29],"targets":[30],"fine-grained":[31],"FPGA":[32,127,148],"fabrics":[33],"allowing":[34,48],"quick":[36],"state-of-the-art":[37],"evaluation,":[38],"and":[39,56,150],"six":[40,63],"designs":[41,64],"are":[42],"specified":[43],"at":[44],"a":[45,52],"high":[46],"level":[47],"them":[49],"to":[50,90,141,156],"target":[51],"range":[53],"existing":[55],"future":[57],"technologies.":[59],"Each":[60],"can":[65,138],"be":[66,139],"stimulated":[67],"with":[68],"help":[70,91],"synthetically":[72],"generated":[73],"input":[74],"stimuli":[75],"created":[76],"by":[77],"an":[78,125,151],"open-source":[79,152],"tool":[80,87],"included":[81,89],"in":[82],"downloadable":[84],"suite.":[85],"Another":[86],"is":[88],"verify":[92],"correctness":[94],"each":[96],"implemented":[97],"design.":[98],"To":[99],"demonstrate":[100],"potential":[102],"this":[104],"suite,":[106],"we":[107,122],"evaluate":[108],"two":[113],"modern":[114],"industrial":[115],"FPGAs":[116],"Also,":[121],"show":[123],"how":[124],"academic":[126],"framework,":[128],"VPR":[129],"5.0,":[130],"has":[132],"been":[133],"updated":[134],"estimates":[137,142],"used":[140],"different":[147],"architectures":[149],"CAD":[153],"flow":[154],"mapping":[155],"these":[157],"architectures.":[158]},"counts_by_year":[{"year":2025,"cited_by_count":3},{"year":2024,"cited_by_count":4},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":2},{"year":2018,"cited_by_count":1},{"year":2012,"cited_by_count":3}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}