{"id":"https://openalex.org/W2051172096","doi":"https://doi.org/10.1145/1698759.1698762","title":"Speeding-up heuristic allocation, scheduling and binding with SAT-based abstraction/refinement techniques","display_name":"Speeding-up heuristic allocation, scheduling and binding with SAT-based abstraction/refinement techniques","publication_year":2010,"publication_date":"2010-02-01","ids":{"openalex":"https://openalex.org/W2051172096","doi":"https://doi.org/10.1145/1698759.1698762","mag":"2051172096"},"language":"en","primary_location":{"id":"doi:10.1145/1698759.1698762","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1698759.1698762","pdf_url":null,"source":{"id":"https://openalex.org/S105046310","display_name":"ACM Transactions on Design Automation of Electronic Systems","issn_l":"1084-4309","issn":["1084-4309","1557-7309"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Design Automation of Electronic Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5075485175","display_name":"Gianpiero Cabodi","orcid":"https://orcid.org/0000-0001-5839-8697"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Polytechnic University of Turin","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":true,"raw_author_name":"Gianpiero Cabodi","raw_affiliation_strings":["Politecnico di Torino, Turin, Italy","Politecnico di Torino, Turin, ITALY"],"affiliations":[{"raw_affiliation_string":"Politecnico di Torino, Turin, Italy","institution_ids":["https://openalex.org/I177477856"]},{"raw_affiliation_string":"Politecnico di Torino, Turin, ITALY","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5050365912","display_name":"Luciano Lavagno","orcid":"https://orcid.org/0000-0002-9762-6522"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Polytechnic University of Turin","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Luciano Lavagno","raw_affiliation_strings":["Politecnico di Torino, Turin, Italy","Politecnico di Torino, Turin, ITALY"],"affiliations":[{"raw_affiliation_string":"Politecnico di Torino, Turin, Italy","institution_ids":["https://openalex.org/I177477856"]},{"raw_affiliation_string":"Politecnico di Torino, Turin, ITALY","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5030055236","display_name":"Marco Murciano","orcid":null},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Polytechnic University of Turin","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Marco Murciano","raw_affiliation_strings":["Politecnico di Torino, Turin, Italy","Politecnico di Torino, Turin, ITALY"],"affiliations":[{"raw_affiliation_string":"Politecnico di Torino, Turin, Italy","institution_ids":["https://openalex.org/I177477856"]},{"raw_affiliation_string":"Politecnico di Torino, Turin, ITALY","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5069752974","display_name":"A. Kondratyev","orcid":null},"institutions":[{"id":"https://openalex.org/I66217453","display_name":"Cadence Design Systems (United States)","ror":"https://ror.org/04w8xa018","country_code":"US","type":"company","lineage":["https://openalex.org/I66217453"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Alex Kondratyev","raw_affiliation_strings":["Cadence Design Systems, Inc., San Jose, CA"],"affiliations":[{"raw_affiliation_string":"Cadence Design Systems, Inc., San Jose, CA","institution_ids":["https://openalex.org/I66217453"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5112718420","display_name":"Yosinori Watanabe","orcid":null},"institutions":[{"id":"https://openalex.org/I66217453","display_name":"Cadence Design Systems (United States)","ror":"https://ror.org/04w8xa018","country_code":"US","type":"company","lineage":["https://openalex.org/I66217453"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Yosinori Watanabe","raw_affiliation_strings":["Cadence Design Systems, Inc., San Jose, CA"],"affiliations":[{"raw_affiliation_string":"Cadence Design Systems, Inc., San Jose, CA","institution_ids":["https://openalex.org/I66217453"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5075485175"],"corresponding_institution_ids":["https://openalex.org/I177477856"],"apc_list":null,"apc_paid":null,"fwci":1.3665,"has_fulltext":false,"cited_by_count":9,"citation_normalized_percentile":{"value":0.80982298,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":"15","issue":"2","first_page":"1","last_page":"34"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8891083002090454},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.6370521783828735},{"id":"https://openalex.org/keywords/scheduling","display_name":"Scheduling (production processes)","score":0.6176837682723999},{"id":"https://openalex.org/keywords/dynamic-priority-scheduling","display_name":"Dynamic priority scheduling","score":0.4975943863391876},{"id":"https://openalex.org/keywords/implementation","display_name":"Implementation","score":0.45732298493385315},{"id":"https://openalex.org/keywords/fair-share-scheduling","display_name":"Fair-share scheduling","score":0.42233338952064514},{"id":"https://openalex.org/keywords/data-flow-analysis","display_name":"Data-flow analysis","score":0.41191574931144714},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.41037386655807495},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.37825992703437805},{"id":"https://openalex.org/keywords/data-flow-diagram","display_name":"Data flow diagram","score":0.2778821587562561},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.23912876844406128},{"id":"https://openalex.org/keywords/mathematical-optimization","display_name":"Mathematical optimization","score":0.22702619433403015},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.19351282715797424},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.10332277417182922},{"id":"https://openalex.org/keywords/schedule","display_name":"Schedule","score":0.09684684872627258}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8891083002090454},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.6370521783828735},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.6176837682723999},{"id":"https://openalex.org/C107568181","wikidata":"https://www.wikidata.org/wiki/Q5319000","display_name":"Dynamic priority scheduling","level":3,"score":0.4975943863391876},{"id":"https://openalex.org/C26713055","wikidata":"https://www.wikidata.org/wiki/Q245962","display_name":"Implementation","level":2,"score":0.45732298493385315},{"id":"https://openalex.org/C31689143","wikidata":"https://www.wikidata.org/wiki/Q733809","display_name":"Fair-share scheduling","level":3,"score":0.42233338952064514},{"id":"https://openalex.org/C88468194","wikidata":"https://www.wikidata.org/wiki/Q1172416","display_name":"Data-flow analysis","level":3,"score":0.41191574931144714},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.41037386655807495},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.37825992703437805},{"id":"https://openalex.org/C489000","wikidata":"https://www.wikidata.org/wiki/Q747385","display_name":"Data flow diagram","level":2,"score":0.2778821587562561},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.23912876844406128},{"id":"https://openalex.org/C126255220","wikidata":"https://www.wikidata.org/wiki/Q141495","display_name":"Mathematical optimization","level":1,"score":0.22702619433403015},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.19351282715797424},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.10332277417182922},{"id":"https://openalex.org/C68387754","wikidata":"https://www.wikidata.org/wiki/Q7271585","display_name":"Schedule","level":2,"score":0.09684684872627258},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1145/1698759.1698762","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1698759.1698762","pdf_url":null,"source":{"id":"https://openalex.org/S105046310","display_name":"ACM Transactions on Design Automation of Electronic Systems","issn_l":"1084-4309","issn":["1084-4309","1557-7309"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Design Automation of Electronic Systems","raw_type":"journal-article"},{"id":"pmh:oai:porto.polito.it:2318056","is_oa":false,"landing_page_url":"http://porto.polito.it/2318056/","pdf_url":null,"source":{"id":"https://openalex.org/S4306402038","display_name":"PORTO Publications Open Repository TOrino (Politecnico di Torino)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I177477856","host_organization_name":"Politecnico di Torino","host_organization_lineage":["https://openalex.org/I177477856"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"ISSN:1084-4309","raw_type":"info:eu-repo/semantics/article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":37,"referenced_works":["https://openalex.org/W57310401","https://openalex.org/W207223400","https://openalex.org/W272982077","https://openalex.org/W1486164902","https://openalex.org/W1491178396","https://openalex.org/W1511688816","https://openalex.org/W1518133269","https://openalex.org/W1519528179","https://openalex.org/W1522608505","https://openalex.org/W1555915743","https://openalex.org/W1972763734","https://openalex.org/W1976876676","https://openalex.org/W2011039300","https://openalex.org/W2011784906","https://openalex.org/W2017127020","https://openalex.org/W2024148935","https://openalex.org/W2046239089","https://openalex.org/W2048051309","https://openalex.org/W2057361103","https://openalex.org/W2062897452","https://openalex.org/W2071192604","https://openalex.org/W2097297686","https://openalex.org/W2100882463","https://openalex.org/W2109710497","https://openalex.org/W2121216754","https://openalex.org/W2121424844","https://openalex.org/W2127574686","https://openalex.org/W2128587173","https://openalex.org/W2129183345","https://openalex.org/W2142785340","https://openalex.org/W2144108271","https://openalex.org/W2144573592","https://openalex.org/W2152426072","https://openalex.org/W2155870887","https://openalex.org/W2156417149","https://openalex.org/W2163924241","https://openalex.org/W2913205451"],"related_works":["https://openalex.org/W1513409726","https://openalex.org/W2377326806","https://openalex.org/W2184392173","https://openalex.org/W2390424084","https://openalex.org/W1567341438","https://openalex.org/W2361500257","https://openalex.org/W2017416991","https://openalex.org/W2329825021","https://openalex.org/W2052334484","https://openalex.org/W1513120029"],"abstract_inverted_index":{"Hardware":[0],"synthesis":[1,47],"is":[2,26,60,77,90],"the":[3,29,34,68,133],"process":[4],"by":[5,101,104],"which":[6],"system-level,":[7],"Register":[8],"Transfer":[9],"(RT)-level,":[10],"or":[11,103],"behavioral":[12],"descriptions":[13],"can":[14],"be":[15],"turned":[16],"into":[17],"real":[18],"implementations,":[19],"in":[20,33],"terms":[21],"of":[22,28,115],"logic":[23],"gates.":[24],"Scheduling":[25],"one":[27],"most":[30],"time-consuming":[31],"steps":[32],"overall":[35],"design":[36],"flow,":[37],"and":[38,63,138],"may":[39],"become":[40],"much":[41],"more":[42,128],"complex":[43],"when":[44],"performing":[45],"hardware":[46],"from":[48],"high-level":[49],"specifications.":[50],"Exploiting":[51],"a":[52,85,91,95,127,149],"single":[53,70],"scheduling":[54,75,87,145],"strategy":[55],"on":[56,110],"very":[57],"large":[58],"designs":[59],"often":[61],"reductive":[62],"potentially":[64],"inadequate.":[65],"Furthermore,":[66],"finding":[67],"\u201cbest\u201d":[69],"candidate":[71],"among":[72],"all":[73],"possible":[74],"algorithms":[76],"practically":[78],"infeasible.":[79],"In":[80],"this":[81],"article":[82],"we":[83],"introduce":[84],"hybrid":[86],"approach":[88],"that":[89],"preliminary":[92],"step":[93,137],"towards":[94],"comprehensive":[96],"solution":[97],"not":[98],"yet":[99],"provided":[100],"industrial":[102],"academic":[105],"solutions.":[106],"Our":[107],"method":[108],"relies":[109],"an":[111],"abstract":[112],"symbolic":[113],"representation":[114],"data":[116],"flow":[117,123],"nodes":[118],"(operations)":[119],"bound":[120,131],"to":[121],"control":[122],"paths:":[124],"it":[125],"produces":[126],"realistic":[129],"lower":[130],"during":[132],"prescheduling":[134],"resource":[135],"estimation":[136],"speeds":[139],"up":[140],"slower":[141],"but":[142],"accurate":[143],"heuristic":[144],"techniques,":[146],"thus":[147],"achieving":[148],"globally":[150],"improved":[151],"result.":[152]},"counts_by_year":[{"year":2019,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":2},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":2},{"year":2012,"cited_by_count":1}],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}