{"id":"https://openalex.org/W2163190884","doi":"https://doi.org/10.1145/1687399.1687525","title":"Parallel multi-level analytical global placement on graphics processing units","display_name":"Parallel multi-level analytical global placement on graphics processing units","publication_year":2009,"publication_date":"2009-11-02","ids":{"openalex":"https://openalex.org/W2163190884","doi":"https://doi.org/10.1145/1687399.1687525","mag":"2163190884"},"language":"en","primary_location":{"id":"doi:10.1145/1687399.1687525","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1687399.1687525","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2009 International Conference on Computer-Aided Design","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5016776689","display_name":"Jason Cong","orcid":"https://orcid.org/0000-0003-2887-6963"},"institutions":[{"id":"https://openalex.org/I161318765","display_name":"University of California, Los Angeles","ror":"https://ror.org/046rm7j60","country_code":"US","type":"education","lineage":["https://openalex.org/I161318765"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jason Cong","raw_affiliation_strings":["University of California, Los Angeles, CA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of California, Los Angeles, CA","institution_ids":["https://openalex.org/I161318765"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5101870215","display_name":"Yi Zou","orcid":"https://orcid.org/0009-0008-4783-5386"},"institutions":[{"id":"https://openalex.org/I161318765","display_name":"University of California, Los Angeles","ror":"https://ror.org/046rm7j60","country_code":"US","type":"education","lineage":["https://openalex.org/I161318765"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Yi Zou","raw_affiliation_strings":["University of California, Los Angeles, CA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of California, Los Angeles, CA","institution_ids":["https://openalex.org/I161318765"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I161318765"],"apc_list":null,"apc_paid":null,"fwci":4.3688,"has_fulltext":false,"cited_by_count":36,"citation_normalized_percentile":{"value":0.95466335,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"681","last_page":"688"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9980000257492065,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8127004504203796},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.704947829246521},{"id":"https://openalex.org/keywords/xeon","display_name":"Xeon","score":0.6857930421829224},{"id":"https://openalex.org/keywords/massively-parallel","display_name":"Massively parallel","score":0.5927073359489441},{"id":"https://openalex.org/keywords/graphics","display_name":"Graphics","score":0.5330005884170532},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.4976249039173126},{"id":"https://openalex.org/keywords/xeon-phi","display_name":"Xeon Phi","score":0.4458582103252411},{"id":"https://openalex.org/keywords/coprocessor","display_name":"Coprocessor","score":0.42833778262138367},{"id":"https://openalex.org/keywords/computational-science","display_name":"Computational science","score":0.39797908067703247},{"id":"https://openalex.org/keywords/computer-graphics","display_name":"Computer graphics (images)","score":0.3370552062988281},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.20499607920646667}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8127004504203796},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.704947829246521},{"id":"https://openalex.org/C145108525","wikidata":"https://www.wikidata.org/wiki/Q656154","display_name":"Xeon","level":2,"score":0.6857930421829224},{"id":"https://openalex.org/C190475519","wikidata":"https://www.wikidata.org/wiki/Q544384","display_name":"Massively parallel","level":2,"score":0.5927073359489441},{"id":"https://openalex.org/C21442007","wikidata":"https://www.wikidata.org/wiki/Q1027879","display_name":"Graphics","level":2,"score":0.5330005884170532},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.4976249039173126},{"id":"https://openalex.org/C96972482","wikidata":"https://www.wikidata.org/wiki/Q1049168","display_name":"Xeon Phi","level":2,"score":0.4458582103252411},{"id":"https://openalex.org/C86111242","wikidata":"https://www.wikidata.org/wiki/Q859595","display_name":"Coprocessor","level":2,"score":0.42833778262138367},{"id":"https://openalex.org/C459310","wikidata":"https://www.wikidata.org/wiki/Q117801","display_name":"Computational science","level":1,"score":0.39797908067703247},{"id":"https://openalex.org/C121684516","wikidata":"https://www.wikidata.org/wiki/Q7600677","display_name":"Computer graphics (images)","level":1,"score":0.3370552062988281},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.20499607920646667}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1145/1687399.1687525","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1687399.1687525","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2009 International Conference on Computer-Aided Design","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.160.6486","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.160.6486","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://cadlab.cs.ucla.edu/~cong/papers/PID974891.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.4699999988079071,"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":19,"referenced_works":["https://openalex.org/W81532778","https://openalex.org/W1525696892","https://openalex.org/W1971121833","https://openalex.org/W1996746141","https://openalex.org/W2023462222","https://openalex.org/W2037221767","https://openalex.org/W2048796234","https://openalex.org/W2065463222","https://openalex.org/W2070042721","https://openalex.org/W2073732659","https://openalex.org/W2075454307","https://openalex.org/W2102502584","https://openalex.org/W2131766808","https://openalex.org/W2143006079","https://openalex.org/W2168126808","https://openalex.org/W2169883819","https://openalex.org/W2174122065","https://openalex.org/W2175238470","https://openalex.org/W2278564981"],"related_works":["https://openalex.org/W2213533160","https://openalex.org/W4252450863","https://openalex.org/W2467043670","https://openalex.org/W187726678","https://openalex.org/W2051078434","https://openalex.org/W2085105049","https://openalex.org/W3203561460","https://openalex.org/W3009624197","https://openalex.org/W4251138667","https://openalex.org/W2682544458"],"abstract_inverted_index":{"GPU":[0],"platforms":[1],"are":[2],"becoming":[3],"increasingly":[4],"attractive":[5],"for":[6],"implementing":[7],"accelerators":[8],"because":[9],"they":[10],"feature":[11],"a":[12,28,78],"larger":[13],"number":[14],"of":[15,27,65,70],"cores":[16],"with":[17,82],"improved":[18],"programmability.":[19],"In":[20],"this":[21],"paper,":[22],"we":[23],"describe":[24],"our":[25,45],"implementation":[26,56],"state-of-the-art":[29],"academic":[30],"multi-level":[31],"analytical":[32],"placer":[33],"mPL":[34,71],"[8]":[35],"on":[36,47,57,75,90],"Nvidia's":[37],"massively":[38],"parallel":[39],"GT200":[40],"series":[41],"platforms.":[42],"We":[43],"detail":[44],"efforts":[46],"performance":[48],"tuning":[49],"and":[50],"optimizations.":[51],"When":[52],"compared":[53],"to":[54],"software":[55],"Intel's":[58],"recent":[59],"generation":[60],"Xeon":[61],"CPU,":[62],"the":[63,66],"speed":[64],"global":[67],"placement":[68],"part":[69],"is":[72],"15X":[73],"faster":[74],"average":[76],"using":[77],"Tesla":[79],"C1060":[80],"card,":[81],"comparable":[83],"WL.":[84],"(less":[85],"than":[86],"1%":[87],"WL":[88],"degradation":[89],"average)":[91]},"counts_by_year":[{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":3},{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":4},{"year":2020,"cited_by_count":5},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":3},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}