{"id":"https://openalex.org/W2128369443","doi":"https://doi.org/10.1145/1687399.1687496","title":"Modeling of layout-dependent stress effect in CMOS design","display_name":"Modeling of layout-dependent stress effect in CMOS design","publication_year":2009,"publication_date":"2009-11-02","ids":{"openalex":"https://openalex.org/W2128369443","doi":"https://doi.org/10.1145/1687399.1687496","mag":"2128369443"},"language":"en","primary_location":{"id":"doi:10.1145/1687399.1687496","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1687399.1687496","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2009 International Conference on Computer-Aided Design","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5037585738","display_name":"Chi\u2010Chao Wang","orcid":null},"institutions":[{"id":"https://openalex.org/I55732556","display_name":"Arizona State University","ror":"https://ror.org/03efmqc40","country_code":"US","type":"education","lineage":["https://openalex.org/I55732556"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Chi-Chao Wang","raw_affiliation_strings":["Arizona State University, Tempe, AZ","Dept. of Electr. Eng.. Arizona State Univ., Tempe, AZ, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Arizona State University, Tempe, AZ","institution_ids":["https://openalex.org/I55732556"]},{"raw_affiliation_string":"Dept. of Electr. Eng.. Arizona State Univ., Tempe, AZ, USA","institution_ids":["https://openalex.org/I55732556"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5072003003","display_name":"Wei Zhao","orcid":"https://orcid.org/0000-0002-6182-4746"},"institutions":[{"id":"https://openalex.org/I55732556","display_name":"Arizona State University","ror":"https://ror.org/03efmqc40","country_code":"US","type":"education","lineage":["https://openalex.org/I55732556"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Wei Zhao","raw_affiliation_strings":["Arizona State University, Tempe, AZ","Dept. of Electr. Eng.. Arizona State Univ., Tempe, AZ, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Arizona State University, Tempe, AZ","institution_ids":["https://openalex.org/I55732556"]},{"raw_affiliation_string":"Dept. of Electr. Eng.. Arizona State Univ., Tempe, AZ, USA","institution_ids":["https://openalex.org/I55732556"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5006587869","display_name":"Frank Liu","orcid":"https://orcid.org/0000-0001-6615-0739"},"institutions":[{"id":"https://openalex.org/I1341412227","display_name":"IBM (United States)","ror":"https://ror.org/05hh8d621","country_code":"US","type":"company","lineage":["https://openalex.org/I1341412227"]},{"id":"https://openalex.org/I4210156936","display_name":"IBM Research - Austin","ror":"https://ror.org/05gjbbg60","country_code":"US","type":"facility","lineage":["https://openalex.org/I1341412227","https://openalex.org/I4210114115","https://openalex.org/I4210156936"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Frank Liu","raw_affiliation_strings":["IBM Austin Research Laboratory, Austin, TX","IBM Austin Research Laboratories, Austin, TX, USA#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IBM Austin Research Laboratory, Austin, TX","institution_ids":["https://openalex.org/I4210156936"]},{"raw_affiliation_string":"IBM Austin Research Laboratories, Austin, TX, USA#TAB#","institution_ids":["https://openalex.org/I1341412227"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100337209","display_name":"Min Chen","orcid":"https://orcid.org/0000-0002-0960-4447"},"institutions":[{"id":"https://openalex.org/I55732556","display_name":"Arizona State University","ror":"https://ror.org/03efmqc40","country_code":"US","type":"education","lineage":["https://openalex.org/I55732556"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Min Chen","raw_affiliation_strings":["Arizona State University, Tempe, AZ","Dept. of Electr. Eng.. Arizona State Univ., Tempe, AZ, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Arizona State University, Tempe, AZ","institution_ids":["https://openalex.org/I55732556"]},{"raw_affiliation_string":"Dept. of Electr. Eng.. Arizona State Univ., Tempe, AZ, USA","institution_ids":["https://openalex.org/I55732556"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100740019","display_name":"Yu Cao","orcid":"https://orcid.org/0000-0001-6968-1180"},"institutions":[{"id":"https://openalex.org/I55732556","display_name":"Arizona State University","ror":"https://ror.org/03efmqc40","country_code":"US","type":"education","lineage":["https://openalex.org/I55732556"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Yu Cao","raw_affiliation_strings":["Arizona State University, Tempe, AZ","Dept. of Electr. Eng.. Arizona State Univ., Tempe, AZ, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Arizona State University, Tempe, AZ","institution_ids":["https://openalex.org/I55732556"]},{"raw_affiliation_string":"Dept. of Electr. Eng.. Arizona State Univ., Tempe, AZ, USA","institution_ids":["https://openalex.org/I55732556"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":29,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"513","last_page":"520"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/node","display_name":"Node (physics)","score":0.6437313556671143},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6235626935958862},{"id":"https://openalex.org/keywords/integrated-circuit-layout","display_name":"Integrated circuit layout","score":0.6156690716743469},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5601283311843872},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5216315388679504},{"id":"https://openalex.org/keywords/stress","display_name":"Stress (linguistics)","score":0.47607722878456116},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.4328386187553406},{"id":"https://openalex.org/keywords/semiconductor-device-modeling","display_name":"Semiconductor device modeling","score":0.4117198586463928},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.30627310276031494},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.2859478294849396},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2499859631061554},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.17562326788902283}],"concepts":[{"id":"https://openalex.org/C62611344","wikidata":"https://www.wikidata.org/wiki/Q1062658","display_name":"Node (physics)","level":2,"score":0.6437313556671143},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6235626935958862},{"id":"https://openalex.org/C2765594","wikidata":"https://www.wikidata.org/wiki/Q2624187","display_name":"Integrated circuit layout","level":3,"score":0.6156690716743469},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5601283311843872},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5216315388679504},{"id":"https://openalex.org/C21036866","wikidata":"https://www.wikidata.org/wiki/Q181767","display_name":"Stress (linguistics)","level":2,"score":0.47607722878456116},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.4328386187553406},{"id":"https://openalex.org/C4775677","wikidata":"https://www.wikidata.org/wiki/Q7449393","display_name":"Semiconductor device modeling","level":3,"score":0.4117198586463928},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.30627310276031494},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.2859478294849396},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2499859631061554},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.17562326788902283},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0},{"id":"https://openalex.org/C66938386","wikidata":"https://www.wikidata.org/wiki/Q633538","display_name":"Structural engineering","level":1,"score":0.0},{"id":"https://openalex.org/C41895202","wikidata":"https://www.wikidata.org/wiki/Q8162","display_name":"Linguistics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1687399.1687496","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1687399.1687496","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2009 International Conference on Computer-Aided Design","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.5,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":30,"referenced_works":["https://openalex.org/W636847917","https://openalex.org/W1491885026","https://openalex.org/W1503603236","https://openalex.org/W1593358892","https://openalex.org/W1967619401","https://openalex.org/W1969189258","https://openalex.org/W2002257666","https://openalex.org/W2009846273","https://openalex.org/W2064573497","https://openalex.org/W2064576566","https://openalex.org/W2069345435","https://openalex.org/W2090375735","https://openalex.org/W2108880814","https://openalex.org/W2113875468","https://openalex.org/W2118456109","https://openalex.org/W2120255193","https://openalex.org/W2120475991","https://openalex.org/W2120693500","https://openalex.org/W2124222398","https://openalex.org/W2128626389","https://openalex.org/W2137900832","https://openalex.org/W2140173118","https://openalex.org/W2140645172","https://openalex.org/W2141664222","https://openalex.org/W2151269391","https://openalex.org/W2158692165","https://openalex.org/W2167859648","https://openalex.org/W2168325864","https://openalex.org/W2536698305","https://openalex.org/W4246082690"],"related_works":["https://openalex.org/W2144789955","https://openalex.org/W2501578203","https://openalex.org/W2113108952","https://openalex.org/W2147392939","https://openalex.org/W2113058922","https://openalex.org/W2031341053","https://openalex.org/W1706204896","https://openalex.org/W1981776476","https://openalex.org/W2124196078","https://openalex.org/W2136396860"],"abstract_inverted_index":{"Strain":[0],"technology":[1,64],"has":[2],"been":[3],"successfully":[4],"integrated":[5],"into":[6,105,149],"CMOS":[7],"fabrication":[8],"to":[9,19,43,60,101],"improve":[10],"carrier":[11,30],"transport":[12],"properties":[13],"since":[14],"90":[15],"nm":[16,164],"node.":[17,165],"Due":[18],"the":[20,25,27,62,73,103,119,137,142,152],"non-uniform":[21],"stress":[22,51,79,122,144],"distribution":[23],"in":[24,29,121],"channel,":[26],"enhancement":[28],"mobility,":[31],"velocity,":[32],"and":[33,89,124,133,141,156],"threshold":[34],"voltage":[35],"shift":[36],"strongly":[37],"depend":[38],"on":[39],"circuit":[40,150,157],"layout,":[41,87],"leading":[42],"systematic":[44],"performance":[45,158],"variations":[46],"among":[47],"transistors.":[48],"A":[49],"compact":[50],"model":[52,80,113],"that":[53],"physically":[54],"captures":[55],"this":[56,69],"behavior":[57],"is":[58,81,99,159],"essential":[59],"bridge":[61],"process":[63],"with":[65],"design":[66],"optimization.":[67],"In":[68],"paper,":[70],"starting":[71],"from":[72],"first":[74],"principle,":[75],"a":[76,84,94,106],"new":[77],"layout-dependent":[78],"proposed":[82],"as":[83],"function":[85],"of":[86,96,108],"temperature,":[88],"other":[90],"device":[91],"parameters.":[92],"Furthermore,":[93],"method":[95],"layout":[97,104,155],"decomposition":[98],"developed":[100],"partition":[102],"set":[107],"simple":[109],"patterns":[110],"for":[111],"efficient":[112],"extraction.":[114],"These":[115],"solutions":[116],"significantly":[117],"reduce":[118],"complexity":[120],"modeling":[123],"simulation.":[125],"They":[126],"are":[127],"comprehensively":[128],"validated":[129],"by":[130],"TCAD":[131],"simulation":[132],"published":[134],"Si-data,":[135],"including":[136],"state-of-the-art":[138],"strain":[139],"technologies":[140],"STI":[143],"effect.":[145],"By":[146],"embedding":[147],"them":[148],"analysis,":[151],"interaction":[153],"between":[154],"well":[160],"benchmarked":[161],"at":[162],"45":[163]},"counts_by_year":[{"year":2021,"cited_by_count":1},{"year":2018,"cited_by_count":3},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":4},{"year":2014,"cited_by_count":3},{"year":2013,"cited_by_count":5},{"year":2012,"cited_by_count":4}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}