{"id":"https://openalex.org/W2151957478","doi":"https://doi.org/10.1145/1687399.1687440","title":"Timing Arc Based Logic Analysis for false noise reduction","display_name":"Timing Arc Based Logic Analysis for false noise reduction","publication_year":2009,"publication_date":"2009-11-02","ids":{"openalex":"https://openalex.org/W2151957478","doi":"https://doi.org/10.1145/1687399.1687440","mag":"2151957478"},"language":"en","primary_location":{"id":"doi:10.1145/1687399.1687440","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1687399.1687440","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2009 International Conference on Computer-Aided Design","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5020675149","display_name":"Murthy Palla","orcid":null},"institutions":[{"id":"https://openalex.org/I137594350","display_name":"Infineon Technologies (Germany)","ror":"https://ror.org/005kw6t15","country_code":"DE","type":"company","lineage":["https://openalex.org/I137594350"]},{"id":"https://openalex.org/I180437899","display_name":"University of Bremen","ror":"https://ror.org/04ers2y35","country_code":"DE","type":"education","lineage":["https://openalex.org/I180437899"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Murthy Palla","raw_affiliation_strings":["University of Bremen, Bremen, Germany and Infineon Technologies AG, Munich, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Bremen, Bremen, Germany and Infineon Technologies AG, Munich, Germany","institution_ids":["https://openalex.org/I137594350","https://openalex.org/I180437899"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5053724324","display_name":"Jens Bargfrede","orcid":"https://orcid.org/0000-0001-5974-4790"},"institutions":[{"id":"https://openalex.org/I137594350","display_name":"Infineon Technologies (Germany)","ror":"https://ror.org/005kw6t15","country_code":"DE","type":"company","lineage":["https://openalex.org/I137594350"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Jens Bargfrede","raw_affiliation_strings":["Infineon Technologies AG, Munich, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Infineon Technologies AG, Munich, Germany","institution_ids":["https://openalex.org/I137594350"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5074786247","display_name":"Stephan Eggersgl\u00fc\u00df","orcid":null},"institutions":[{"id":"https://openalex.org/I180437899","display_name":"University of Bremen","ror":"https://ror.org/04ers2y35","country_code":"DE","type":"education","lineage":["https://openalex.org/I180437899"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Stephan Eggersgl\u00fc\u00df","raw_affiliation_strings":["University of Bremen, Bremen, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Bremen, Bremen, Germany","institution_ids":["https://openalex.org/I180437899"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5083499070","display_name":"W. Anheier","orcid":null},"institutions":[{"id":"https://openalex.org/I180437899","display_name":"University of Bremen","ror":"https://ror.org/04ers2y35","country_code":"DE","type":"education","lineage":["https://openalex.org/I180437899"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Walter Anheier","raw_affiliation_strings":["University of Bremen, Bremen, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Bremen, Bremen, Germany","institution_ids":["https://openalex.org/I180437899"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5071742136","display_name":"Rolf Drechsler","orcid":"https://orcid.org/0000-0002-9872-1740"},"institutions":[{"id":"https://openalex.org/I180437899","display_name":"University of Bremen","ror":"https://ror.org/04ers2y35","country_code":"DE","type":"education","lineage":["https://openalex.org/I180437899"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Rolf Drechsler","raw_affiliation_strings":["University of Bremen, Bremen, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Bremen, Bremen, Germany","institution_ids":["https://openalex.org/I180437899"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.6103,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.73820009,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"225","last_page":"230"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/static-timing-analysis","display_name":"Static timing analysis","score":0.8191279172897339},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7005916237831116},{"id":"https://openalex.org/keywords/crosstalk","display_name":"Crosstalk","score":0.6498774290084839},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.4886796772480011},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4658684730529785},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.4534064829349518},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4444027543067932},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.35051605105400085},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.1634548306465149},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.14139747619628906},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.12361901998519897}],"concepts":[{"id":"https://openalex.org/C93682380","wikidata":"https://www.wikidata.org/wiki/Q2025226","display_name":"Static timing analysis","level":2,"score":0.8191279172897339},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7005916237831116},{"id":"https://openalex.org/C169822122","wikidata":"https://www.wikidata.org/wiki/Q230187","display_name":"Crosstalk","level":2,"score":0.6498774290084839},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.4886796772480011},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4658684730529785},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.4534064829349518},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4444027543067932},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.35051605105400085},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.1634548306465149},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.14139747619628906},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.12361901998519897}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1145/1687399.1687440","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1687399.1687440","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2009 International Conference on Computer-Aided Design","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.163.8089","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.163.8089","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.informatik.uni-bremen.de/agra/doc/konf/09ICCAD-TABLA.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W1518705996","https://openalex.org/W1557244636","https://openalex.org/W2009051315","https://openalex.org/W2086089006","https://openalex.org/W2096154790","https://openalex.org/W2098319450","https://openalex.org/W2121433921","https://openalex.org/W2138086100","https://openalex.org/W2142785340","https://openalex.org/W2148151394","https://openalex.org/W2151023294","https://openalex.org/W2163719973","https://openalex.org/W2169874783","https://openalex.org/W4253431406","https://openalex.org/W4256482552","https://openalex.org/W6677880610"],"related_works":["https://openalex.org/W2622826586","https://openalex.org/W2167472940","https://openalex.org/W4280525841","https://openalex.org/W2560789951","https://openalex.org/W2492758367","https://openalex.org/W2807571008","https://openalex.org/W4388636991","https://openalex.org/W1975375876","https://openalex.org/W4388667102","https://openalex.org/W2080035745"],"abstract_inverted_index":{"The":[0,73,146],"problem":[1],"of":[2,6,49,62,70,76,142],"calculating":[3],"accurate":[4],"impact":[5],"crosstalk":[7,37,50,55,99],"on":[8,156,162],"a":[9,34,80,128],"circuit":[10],"considering":[11],"its":[12],"inherent":[13],"logic":[14,113,124],"and":[15,41,65,125,166],"timing":[16,103,118],"properties":[17],"is":[18,79,135],"very":[19],"complex.":[20],"Although":[21],"it":[22,27],"has":[23,149],"been":[24,150],"widely":[25],"studied,":[26],"still":[28],"lacks":[29],"an":[30,67,93,110,153,163],"efficient":[31,94,111],"solution.":[32],"As":[33],"result,":[35],"state\u2013of\u2013the\u2013art":[36],"calculators":[38],"use":[39,69],"simplistic":[40],"overly":[42],"pessimistic":[43],"models":[44],"resulting":[45],"in":[46,54,152],"the":[47,60,116,139,143],"overestimation":[48],"effects.":[51],"Such":[52],"pessimism":[53],"analysis":[56,114],"often":[57],"leads":[58],"to":[59,96,108,130,137],"triggering":[61],"false":[63],"violations":[64],"consequently":[66],"inefficient":[68],"design":[71],"resources.":[72],"main":[74],"contribution":[75],"this":[77],"paper":[78],"novel":[81],"technique":[82,148],"called":[83],"Timing":[84],"Arc":[85],"Based":[86],"Logic":[87],"Analysis":[88],"(TABLA)":[89],"that":[90],"serves":[91],"as":[92,105,159,161],"means":[95],"calculate":[97],"realistic":[98],"bounds.":[100],"TABLA":[101],"uses":[102],"arcs":[104],"basic":[106],"elements":[107],"perform":[109],"temporal":[112],"employing":[115],"min\u2013max":[117],"model":[119],"using":[120],"dedicated":[121],"solvers":[122],"for":[123],"timing.":[126],"Additionally,":[127],"procedure":[129],"generate":[131],"powerful":[132],"conflict":[133],"clauses":[134],"proposed":[136,147],"improve":[138],"run":[140],"time":[141],"overall":[144],"analysis.":[145],"tested":[151],"industrial":[154,164],"environment":[155],"benchmark":[157],"circuits":[158],"well":[160],"design,":[165],"results":[167],"are":[168],"provided.":[169]},"counts_by_year":[{"year":2012,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}