{"id":"https://openalex.org/W2159324407","doi":"https://doi.org/10.1145/1669112.1669183","title":"Architecting a chunk-based memory race recorder in modern CMPs","display_name":"Architecting a chunk-based memory race recorder in modern CMPs","publication_year":2009,"publication_date":"2009-12-12","ids":{"openalex":"https://openalex.org/W2159324407","doi":"https://doi.org/10.1145/1669112.1669183","mag":"2159324407"},"language":"en","primary_location":{"id":"doi:10.1145/1669112.1669183","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1669112.1669183","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5071035949","display_name":"Gilles Pokam","orcid":"https://orcid.org/0009-0002-4363-5383"},"institutions":[{"id":"https://openalex.org/I4210158342","display_name":"Intel (United Kingdom)","ror":"https://ror.org/058cxws58","country_code":"GB","type":"company","lineage":["https://openalex.org/I1343180700","https://openalex.org/I4210158342"]}],"countries":["GB"],"is_corresponding":true,"raw_author_name":"Gilles Pokam","raw_affiliation_strings":["Intel Corporation"],"affiliations":[{"raw_affiliation_string":"Intel Corporation","institution_ids":["https://openalex.org/I4210158342"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102155812","display_name":"Cristiano Pereira","orcid":null},"institutions":[{"id":"https://openalex.org/I4210158342","display_name":"Intel (United Kingdom)","ror":"https://ror.org/058cxws58","country_code":"GB","type":"company","lineage":["https://openalex.org/I1343180700","https://openalex.org/I4210158342"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Cristiano Pereira","raw_affiliation_strings":["Intel Corporation"],"affiliations":[{"raw_affiliation_string":"Intel Corporation","institution_ids":["https://openalex.org/I4210158342"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5022318975","display_name":"Klaus Danne","orcid":null},"institutions":[{"id":"https://openalex.org/I4210158342","display_name":"Intel (United Kingdom)","ror":"https://ror.org/058cxws58","country_code":"GB","type":"company","lineage":["https://openalex.org/I1343180700","https://openalex.org/I4210158342"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Klaus Danne","raw_affiliation_strings":["Intel Corporation"],"affiliations":[{"raw_affiliation_string":"Intel Corporation","institution_ids":["https://openalex.org/I4210158342"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5031803130","display_name":"Rolf Kassa","orcid":null},"institutions":[{"id":"https://openalex.org/I4210158342","display_name":"Intel (United Kingdom)","ror":"https://ror.org/058cxws58","country_code":"GB","type":"company","lineage":["https://openalex.org/I1343180700","https://openalex.org/I4210158342"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Rolf Kassa","raw_affiliation_strings":["Intel Corporation"],"affiliations":[{"raw_affiliation_string":"Intel Corporation","institution_ids":["https://openalex.org/I4210158342"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5007158460","display_name":"Ali-Reza Adl-Tabatabai","orcid":null},"institutions":[{"id":"https://openalex.org/I4210158342","display_name":"Intel (United Kingdom)","ror":"https://ror.org/058cxws58","country_code":"GB","type":"company","lineage":["https://openalex.org/I1343180700","https://openalex.org/I4210158342"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Ali-Reza Adl-Tabatabai","raw_affiliation_strings":["Intel Corporation"],"affiliations":[{"raw_affiliation_string":"Intel Corporation","institution_ids":["https://openalex.org/I4210158342"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5071035949"],"corresponding_institution_ids":["https://openalex.org/I4210158342"],"apc_list":null,"apc_paid":null,"fwci":3.6935,"has_fulltext":false,"cited_by_count":37,"citation_normalized_percentile":{"value":0.93823384,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"576","last_page":"585"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10772","display_name":"Distributed systems and fault tolerance","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8691792488098145},{"id":"https://openalex.org/keywords/cache-coherence","display_name":"Cache coherence","score":0.7306503653526306},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.6689918041229248},{"id":"https://openalex.org/keywords/memory-hierarchy","display_name":"Memory hierarchy","score":0.5718812346458435},{"id":"https://openalex.org/keywords/mesi-protocol","display_name":"MESI protocol","score":0.49940037727355957},{"id":"https://openalex.org/keywords/bus-sniffing","display_name":"Bus sniffing","score":0.4333771765232086},{"id":"https://openalex.org/keywords/thread","display_name":"Thread (computing)","score":0.4197380840778351},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.3960793614387512},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.38760656118392944},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.36868447065353394},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3558877110481262},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.3207217752933502},{"id":"https://openalex.org/keywords/cache-algorithms","display_name":"Cache algorithms","score":0.30277225375175476},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.25255486369132996}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8691792488098145},{"id":"https://openalex.org/C141917322","wikidata":"https://www.wikidata.org/wiki/Q1025017","display_name":"Cache coherence","level":5,"score":0.7306503653526306},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.6689918041229248},{"id":"https://openalex.org/C2778100165","wikidata":"https://www.wikidata.org/wiki/Q1589327","display_name":"Memory hierarchy","level":3,"score":0.5718812346458435},{"id":"https://openalex.org/C120936851","wikidata":"https://www.wikidata.org/wiki/Q1408065","display_name":"MESI protocol","level":5,"score":0.49940037727355957},{"id":"https://openalex.org/C51185590","wikidata":"https://www.wikidata.org/wiki/Q1017228","display_name":"Bus sniffing","level":5,"score":0.4333771765232086},{"id":"https://openalex.org/C138101251","wikidata":"https://www.wikidata.org/wiki/Q213092","display_name":"Thread (computing)","level":2,"score":0.4197380840778351},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.3960793614387512},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.38760656118392944},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.36868447065353394},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3558877110481262},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.3207217752933502},{"id":"https://openalex.org/C38556500","wikidata":"https://www.wikidata.org/wiki/Q13404475","display_name":"Cache algorithms","level":4,"score":0.30277225375175476},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.25255486369132996}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1669112.1669183","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1669112.1669183","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":30,"referenced_works":["https://openalex.org/W2091590079","https://openalex.org/W2094122477","https://openalex.org/W2100189461","https://openalex.org/W2106471636","https://openalex.org/W2108806129","https://openalex.org/W2121118021","https://openalex.org/W2122532513","https://openalex.org/W2123845384","https://openalex.org/W2127055167","https://openalex.org/W2128963168","https://openalex.org/W2129663982","https://openalex.org/W2134633067","https://openalex.org/W2141463837","https://openalex.org/W2142799720","https://openalex.org/W2145471566","https://openalex.org/W2152423679","https://openalex.org/W2152795747","https://openalex.org/W2169855483","https://openalex.org/W2752885492","https://openalex.org/W3137220996","https://openalex.org/W3145128584","https://openalex.org/W3145483441","https://openalex.org/W3145543123","https://openalex.org/W3147113554","https://openalex.org/W3147275543","https://openalex.org/W4237217860","https://openalex.org/W4239813889","https://openalex.org/W4244518287","https://openalex.org/W4246906397","https://openalex.org/W7029321148"],"related_works":["https://openalex.org/W2290195868","https://openalex.org/W4285204597","https://openalex.org/W2584505417","https://openalex.org/W3193874149","https://openalex.org/W4312759433","https://openalex.org/W2290179447","https://openalex.org/W2123859627","https://openalex.org/W2057019356","https://openalex.org/W1993010599","https://openalex.org/W3139889547"],"abstract_inverted_index":{"Prior":[0],"work":[1,51],"on":[2,12,55,102],"HW":[3],"support":[4],"for":[5,117,122,150,166,175],"memory":[6,20,28],"race":[7,29],"recording":[8],"piggybacks":[9],"time":[10],"stamps":[11],"coherence":[13,42,57,76,95,155],"messages":[14],"and":[15,58,77,100,137,170],"logs":[16],"the":[17,40,94,177],"outcome":[18],"of":[19,108,181],"races":[21],"using":[22],"point-to-point":[23],"or":[24],"chunk-based":[25,119],"approaches.":[26],"These":[27],"recorder":[30],"(MRR)":[31],"techniques":[32,165],"are":[33],"effective,":[34],"but":[35],"they":[36],"require":[37],"modifications":[38],"to":[39,98,105,159],"cache":[41,65,80,132],"protocol":[43],"that":[44,127,142,153],"can":[45,134],"hurt":[46],"performance.":[47],"In":[48],"addition,":[49],"prior":[50],"has":[52],"mostly":[53],"focused":[54],"directory":[56],"considered":[59],"only":[60],"CMP":[61,69],"systems":[62,70],"with":[63,90,130],"single-level":[64],"hierarchies.":[66,81],"Most":[67],"modern":[68,123],"shipped":[71],"today,":[72],"however,":[73],"implement":[74],"snoop":[75],"feature":[78],"multilevel":[79,91],"To":[82],"be":[83],"practical,":[84],"a":[85,131,139,172],"MRR":[86,120,128,182],"must":[87],"target":[88],"CMPs":[89],"caches,":[92],"mitigate":[93],"overhead":[96,157],"due":[97,158],"piggybacking,":[99],"emphasize":[101],"replay":[103,168,178],"speed":[104,169,179],"broaden":[106],"applicability":[107],"deterministic":[109],"replay.":[110],"This":[111],"paper":[112],"contributes":[113],"three":[114],"new":[115,148,164],"solutions":[116],"making":[118],"practical":[121],"CMPs.":[124],"We":[125,146,161],"show":[126],"interactions":[129],"hierarchy":[133],"degrade":[135],"performance":[136],"present":[138],"novel":[140,173],"mechanism":[141],"mitigates":[143],"this":[144],"degradation.":[145],"propose":[147,163],"mechanisms":[149],"snoop-based":[151],"caches":[152],"eliminate":[154],"traffic":[156],"piggybacking.":[160],"finally":[162],"improving":[167],"introduce":[171],"framework":[174],"evaluating":[176],"potential":[180],"designs.":[183]},"counts_by_year":[{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":3},{"year":2016,"cited_by_count":2},{"year":2015,"cited_by_count":2},{"year":2014,"cited_by_count":7},{"year":2013,"cited_by_count":7},{"year":2012,"cited_by_count":5}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}