{"id":"https://openalex.org/W2138436606","doi":"https://doi.org/10.1145/1669112.1669116","title":"Characterizing and mitigating the impact of process variations on phase change based memory systems","display_name":"Characterizing and mitigating the impact of process variations on phase change based memory systems","publication_year":2009,"publication_date":"2009-12-12","ids":{"openalex":"https://openalex.org/W2138436606","doi":"https://doi.org/10.1145/1669112.1669116","mag":"2138436606"},"language":"en","primary_location":{"id":"doi:10.1145/1669112.1669116","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1669112.1669116","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5062423115","display_name":"Wangyuan Zhang","orcid":"https://orcid.org/0000-0002-0369-5958"},"institutions":[{"id":"https://openalex.org/I33213144","display_name":"University of Florida","ror":"https://ror.org/02y3ad647","country_code":"US","type":"education","lineage":["https://openalex.org/I33213144"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Wangyuan Zhang","raw_affiliation_strings":["University of Florida","Intelligent Design of Efficient Architecture Lab(IDEAL), Department of Electrical and Computer Engineering, University of Florida, USA"],"affiliations":[{"raw_affiliation_string":"University of Florida","institution_ids":["https://openalex.org/I33213144"]},{"raw_affiliation_string":"Intelligent Design of Efficient Architecture Lab(IDEAL), Department of Electrical and Computer Engineering, University of Florida, USA","institution_ids":["https://openalex.org/I33213144"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100455297","display_name":"Tao Li","orcid":"https://orcid.org/0000-0002-3337-6202"},"institutions":[{"id":"https://openalex.org/I33213144","display_name":"University of Florida","ror":"https://ror.org/02y3ad647","country_code":"US","type":"education","lineage":["https://openalex.org/I33213144"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Tao Li","raw_affiliation_strings":["University of Florida","Intelligent Design of Efficient Architecture Lab(IDEAL), Department of Electrical and Computer Engineering, University of Florida, USA"],"affiliations":[{"raw_affiliation_string":"University of Florida","institution_ids":["https://openalex.org/I33213144"]},{"raw_affiliation_string":"Intelligent Design of Efficient Architecture Lab(IDEAL), Department of Electrical and Computer Engineering, University of Florida, USA","institution_ids":["https://openalex.org/I33213144"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5062423115"],"corresponding_institution_ids":["https://openalex.org/I33213144"],"apc_list":null,"apc_paid":null,"fwci":9.4237,"has_fulltext":false,"cited_by_count":149,"citation_normalized_percentile":{"value":0.98380946,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":100},"biblio":{"volume":null,"issue":null,"first_page":"2","last_page":"13"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.87107914686203},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7396068572998047},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.6704254150390625},{"id":"https://openalex.org/keywords/process-variation","display_name":"Process variation","score":0.6133021116256714},{"id":"https://openalex.org/keywords/phase-change-memory","display_name":"Phase-change memory","score":0.5147461891174316},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.5130051970481873},{"id":"https://openalex.org/keywords/dynamic-random-access-memory","display_name":"Dynamic random-access memory","score":0.4755510985851288},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.43386131525039673},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.419919490814209},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3698005676269531},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.24652963876724243},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.20080795884132385},{"id":"https://openalex.org/keywords/layer","display_name":"Layer (electronics)","score":0.173478901386261},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.15728038549423218},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.11265954375267029},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.11216741800308228},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.09578698873519897},{"id":"https://openalex.org/keywords/nanotechnology","display_name":"Nanotechnology","score":0.07798886299133301}],"concepts":[{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.87107914686203},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7396068572998047},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.6704254150390625},{"id":"https://openalex.org/C93389723","wikidata":"https://www.wikidata.org/wiki/Q7247313","display_name":"Process variation","level":3,"score":0.6133021116256714},{"id":"https://openalex.org/C64142963","wikidata":"https://www.wikidata.org/wiki/Q1153902","display_name":"Phase-change memory","level":3,"score":0.5147461891174316},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.5130051970481873},{"id":"https://openalex.org/C118702147","wikidata":"https://www.wikidata.org/wiki/Q189396","display_name":"Dynamic random-access memory","level":3,"score":0.4755510985851288},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.43386131525039673},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.419919490814209},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3698005676269531},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.24652963876724243},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.20080795884132385},{"id":"https://openalex.org/C2779227376","wikidata":"https://www.wikidata.org/wiki/Q6505497","display_name":"Layer (electronics)","level":2,"score":0.173478901386261},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.15728038549423218},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.11265954375267029},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.11216741800308228},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.09578698873519897},{"id":"https://openalex.org/C171250308","wikidata":"https://www.wikidata.org/wiki/Q11468","display_name":"Nanotechnology","level":1,"score":0.07798886299133301},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1669112.1669116","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1669112.1669116","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5600000023841858,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[{"id":"https://openalex.org/G100784303","display_name":null,"funder_award_id":"16296041-Y4","funder_id":"https://openalex.org/F4320306101","funder_display_name":"National Aeronautics and Space Administration"},{"id":"https://openalex.org/G2702135438","display_name":null,"funder_award_id":"093786909163840845721(CAREER)083428808116110720476","funder_id":"https://openalex.org/F4320306076","funder_display_name":"National Science Foundation"},{"id":"https://openalex.org/G5798060392","display_name":null,"funder_award_id":"2008-HJ-17982007-RJ-1651G","funder_id":"https://openalex.org/F4320306087","funder_display_name":"Semiconductor Research Corporation"}],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"},{"id":"https://openalex.org/F4320306087","display_name":"Semiconductor Research Corporation","ror":"https://ror.org/047z4n946"},{"id":"https://openalex.org/F4320306101","display_name":"National Aeronautics and Space Administration","ror":"https://ror.org/027ka1x80"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":39,"referenced_works":["https://openalex.org/W1486495540","https://openalex.org/W1537068154","https://openalex.org/W1991908651","https://openalex.org/W2006798699","https://openalex.org/W2010086228","https://openalex.org/W2033443176","https://openalex.org/W2035156756","https://openalex.org/W2035429180","https://openalex.org/W2048588974","https://openalex.org/W2052677323","https://openalex.org/W2085273892","https://openalex.org/W2095905546","https://openalex.org/W2101301454","https://openalex.org/W2102449048","https://openalex.org/W2105102111","https://openalex.org/W2106473982","https://openalex.org/W2107566947","https://openalex.org/W2110860124","https://openalex.org/W2113167168","https://openalex.org/W2114139104","https://openalex.org/W2117648153","https://openalex.org/W2118749070","https://openalex.org/W2123917655","https://openalex.org/W2127036509","https://openalex.org/W2130252115","https://openalex.org/W2135393827","https://openalex.org/W2143038399","https://openalex.org/W2143823686","https://openalex.org/W2144603794","https://openalex.org/W2150526221","https://openalex.org/W2152491218","https://openalex.org/W2154941994","https://openalex.org/W2155512191","https://openalex.org/W2535359146","https://openalex.org/W2541400326","https://openalex.org/W2543638529","https://openalex.org/W2545348996","https://openalex.org/W3152210458","https://openalex.org/W4254774981"],"related_works":["https://openalex.org/W2998915116","https://openalex.org/W2159197409","https://openalex.org/W1888298746","https://openalex.org/W2620640398","https://openalex.org/W4214773815","https://openalex.org/W2083544890","https://openalex.org/W3091205277","https://openalex.org/W2247473009","https://openalex.org/W3015199240","https://openalex.org/W2138436606"],"abstract_inverted_index":{"Dynamic":[0],"Random":[1],"Access":[2],"Memory":[3],"(DRAM)":[4],"has":[5,93,111],"been":[6,94,113],"used":[7],"in":[8,24,72,229],"main":[9],"memory":[10,43,104,228],"design":[11,69,105,136,217],"for":[12,27,226],"decades.":[13],"However,":[14,97],"DRAM":[15],"consumes":[16],"an":[17,201,215],"increasing":[18],"power":[19,47,147,168,204],"budget":[20],"and":[21,49,55,90,133,150,159,172,174,181,206],"faces":[22],"difficulties":[23],"scaling":[25],"down":[26],"small":[28],"feature":[29],"size":[30],"CMOS":[31],"processing":[32,50,233],"technologies.":[33],"Compared":[34],"to":[35,59,184,219],"conventional":[36,86,212],"DRAM,":[37],"emerging":[38,107],"phase":[39,108],"change":[40,109],"random":[41],"access":[42],"(PRAM)":[44],"demonstrates":[45],"superior":[46],"efficiency":[48],"scalability":[51],"as":[52],"VLSI":[53],"technologies":[54,65],"integration":[56],"density":[57],"continue":[58],"advance.":[60],"Nevertheless,":[61],"using":[62,106],"nano-scale":[63,232],"fabrication":[64],"will":[66],"unavoidably":[67],"introduce":[68],"parameter":[70],"variability":[71],"the":[73,77,79,98,121,126,144,192,195,211,221,230],"manufacturing":[74],"stage.":[75],"In":[76,116],"past,":[78],"impact":[80,223],"of":[81,100,128,194,224],"process":[82,129,141],"variation":[83,130,142],"(PV)":[84],"on":[85,102,131],"transistor-based":[87],"storage":[88],"cells":[89],"combinational":[91],"logic":[92],"studied":[95],"extensively.":[96],"implication":[99],"PV":[101,225],"non-volatile":[103,227],"techniques":[110,162],"not":[112],"well":[114],"understood.":[115],"this":[117],"paper,":[118],"we":[119,189],"take":[120],"first":[122],"step":[123],"toward":[124],"characterizing":[125],"effect":[127],"PRAM":[132,145,152,167,176,186],"explore":[134],"PV-aware":[135],"techniques.":[137],"We":[138],"show":[139,190],"that":[140,191],"increases":[143],"programming":[146],"by":[148,154,169,178],"96%":[149],"degrades":[151],"endurance":[153,177,208],"50X.":[155],"Our":[156],"proposed":[157,196],"circuit":[158],"two":[160],"microarchtiecture":[161],"with":[163],"system-level":[164],"support":[165],"reduce":[166],"44%,":[170],"59%":[171],"57%":[173],"improve":[175],"27X,":[179],"277X":[180],"268X,":[182],"relative":[183],"PV-affected":[185],"design.":[187],"Moreover,":[188],"synergy":[193],"cross-layer":[197],"approaches,":[198],"which":[199],"achieve":[200],"average":[202],"63%":[203],"savings":[205],"13050X":[207],"improvement":[209],"over":[210],"case,":[213],"provide":[214],"attractive":[216],"solution":[218],"mitigate":[220],"deleterious":[222],"upcoming":[231],"technology":[234],"era.":[235]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":3},{"year":2022,"cited_by_count":3},{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":5},{"year":2019,"cited_by_count":9},{"year":2018,"cited_by_count":6},{"year":2017,"cited_by_count":14},{"year":2016,"cited_by_count":15},{"year":2015,"cited_by_count":16},{"year":2014,"cited_by_count":28},{"year":2013,"cited_by_count":16},{"year":2012,"cited_by_count":13}],"updated_date":"2026-03-10T16:38:18.471706","created_date":"2025-10-10T00:00:00"}