{"id":"https://openalex.org/W2146593389","doi":"https://doi.org/10.1145/1669112.1669114","title":"POWER7 multi-core processor design","display_name":"POWER7 multi-core processor design","publication_year":2009,"publication_date":"2009-12-12","ids":{"openalex":"https://openalex.org/W2146593389","doi":"https://doi.org/10.1145/1669112.1669114","mag":"2146593389"},"language":"en","primary_location":{"id":"doi:10.1145/1669112.1669114","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1669112.1669114","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5002320585","display_name":"Balaram Sinharoy","orcid":null},"institutions":[{"id":"https://openalex.org/I1341412227","display_name":"IBM (United States)","ror":"https://ror.org/05hh8d621","country_code":"US","type":"company","lineage":["https://openalex.org/I1341412227"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Balaram Sinharoy","raw_affiliation_strings":["IBM Corporation","IBM Corp. (USA)"],"affiliations":[{"raw_affiliation_string":"IBM Corporation","institution_ids":[]},{"raw_affiliation_string":"IBM Corp. (USA)","institution_ids":["https://openalex.org/I1341412227"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5002320585"],"corresponding_institution_ids":["https://openalex.org/I1341412227"],"apc_list":null,"apc_paid":null,"fwci":2.1106,"has_fulltext":false,"cited_by_count":10,"citation_normalized_percentile":{"value":0.88179576,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"1"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9959999918937683,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9959999918937683,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9952999949455261,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9950000047683716,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/ibm","display_name":"IBM","score":0.8179306983947754},{"id":"https://openalex.org/keywords/server","display_name":"Server","score":0.7353763580322266},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7277587652206421},{"id":"https://openalex.org/keywords/microarchitecture","display_name":"Microarchitecture","score":0.5848225951194763},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.5702674984931946},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.5491424798965454},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.5301673412322998},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5206300616264343},{"id":"https://openalex.org/keywords/reduced-instruction-set-computing","display_name":"Reduced instruction set computing","score":0.4956270456314087},{"id":"https://openalex.org/keywords/unix","display_name":"Unix","score":0.4941690266132355},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.45273181796073914},{"id":"https://openalex.org/keywords/microprocessor","display_name":"Microprocessor","score":0.41775110363960266},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.30492323637008667},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.2033776044845581},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.12852630019187927}],"concepts":[{"id":"https://openalex.org/C70388272","wikidata":"https://www.wikidata.org/wiki/Q5968558","display_name":"IBM","level":2,"score":0.8179306983947754},{"id":"https://openalex.org/C93996380","wikidata":"https://www.wikidata.org/wiki/Q44127","display_name":"Server","level":2,"score":0.7353763580322266},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7277587652206421},{"id":"https://openalex.org/C107598950","wikidata":"https://www.wikidata.org/wiki/Q259864","display_name":"Microarchitecture","level":2,"score":0.5848225951194763},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.5702674984931946},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.5491424798965454},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.5301673412322998},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5206300616264343},{"id":"https://openalex.org/C126298526","wikidata":"https://www.wikidata.org/wiki/Q189376","display_name":"Reduced instruction set computing","level":3,"score":0.4956270456314087},{"id":"https://openalex.org/C112968700","wikidata":"https://www.wikidata.org/wiki/Q11368","display_name":"Unix","level":3,"score":0.4941690266132355},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.45273181796073914},{"id":"https://openalex.org/C2780728072","wikidata":"https://www.wikidata.org/wiki/Q5297","display_name":"Microprocessor","level":2,"score":0.41775110363960266},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.30492323637008667},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.2033776044845581},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.12852630019187927},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C171250308","wikidata":"https://www.wikidata.org/wiki/Q11468","display_name":"Nanotechnology","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1669112.1669114","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1669112.1669114","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5199999809265137,"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W1547865754","https://openalex.org/W2276000909","https://openalex.org/W2538644970","https://openalex.org/W4376881175","https://openalex.org/W4200599950","https://openalex.org/W4310584696","https://openalex.org/W4237840813","https://openalex.org/W4364295250","https://openalex.org/W4250432526","https://openalex.org/W2128502296"],"abstract_inverted_index":{"POWER":[0,21,30,51],"series":[1],"of":[2,80,99,111,114],"processors":[3,22,31,52],"are":[4,23],"the":[5,24,33,42,47,60,81,85,115],"building":[6,34,137],"block":[7,35],"for":[8,36,84,136],"IBM's":[9,37,90,104],"p-Series":[10,38],"servers.":[11,139],"With":[12],"its":[13,63],"leading":[14,59],"edge":[15],"microarchitecture,":[16],"technology":[17,28,107],"and":[18,77,126],"efficient":[19],"implementation,":[20],"dominating":[25],"RISC":[26],"processor":[27,93,116],"today.":[29],"form":[32],"servers,":[39],"which":[40],"have":[41,53],"largest":[43],"UNIX":[44],"marketshare.":[45],"Over":[46],"last":[48],"20":[49],"years,":[50],"incorporated":[54],"many":[55,72],"technological":[56],"innovations,":[57],"often":[58],"industry":[61],"with":[62,95,108,122],"new":[64],"technologies.":[65],"In":[66],"this":[67],"talk,":[68],"we":[69],"will":[70,118],"describe":[71],"key":[73],"architectural,":[74],"micro-architectural,":[75],"RAS":[76],"power-management":[78],"features":[79],"POWER7":[82,88],"core":[83,97,117],"first":[86,91],"time.":[87],"is":[89],"8-core":[92],"chip,":[94],"each":[96],"capable":[98],"4-way":[100],"SMT,":[101],"fabricated":[102],"in":[103],"45nm":[105],"SOI":[106],"11":[109],"levels":[110],"metal.":[112],"Details":[113],"be":[119],"discussed,":[120],"along":[121],"insights,":[123],"technical":[124],"issues":[125],"challenges":[127],"related":[128],"to":[129],"designing":[130],"high":[131],"performance,":[132],"power-efficient":[133],"multi-core":[134],"chips":[135],"balanced":[138]},"counts_by_year":[{"year":2013,"cited_by_count":2},{"year":2012,"cited_by_count":3}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}