{"id":"https://openalex.org/W2043967438","doi":"https://doi.org/10.1145/165939.166006","title":"Effects of memory latencies on non-blocking processor/cache architectures","display_name":"Effects of memory latencies on non-blocking processor/cache architectures","publication_year":1993,"publication_date":"1993-08-01","ids":{"openalex":"https://openalex.org/W2043967438","doi":"https://doi.org/10.1145/165939.166006","mag":"2043967438"},"language":"en","primary_location":{"id":"doi:10.1145/165939.166006","is_oa":true,"landing_page_url":"https://doi.org/10.1145/165939.166006","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/165939.166006","source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 7th international conference on Supercomputing","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"gold","oa_url":"https://dl.acm.org/doi/pdf/10.1145/165939.166006","any_repository_has_fulltext":null},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5001113375","display_name":"Koray \u00d6ner","orcid":null},"institutions":[{"id":"https://openalex.org/I1174212","display_name":"University of Southern California","ror":"https://ror.org/03taz7m60","country_code":"US","type":"education","lineage":["https://openalex.org/I1174212"]},{"id":"https://openalex.org/I4210116219","display_name":"Engineering Systems (United States)","ror":"https://ror.org/02qg60849","country_code":"US","type":"company","lineage":["https://openalex.org/I4210116219"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Koray \u00d6ner","raw_affiliation_strings":["","Department of Electrical Engineering -Systems University of Southern California Los Angeles, CA 90089-2562"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"","institution_ids":[]},{"raw_affiliation_string":"Department of Electrical Engineering -Systems University of Southern California Los Angeles, CA 90089-2562","institution_ids":["https://openalex.org/I1174212","https://openalex.org/I4210116219"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5102931397","display_name":"Michel Dubois","orcid":"https://orcid.org/0000-0002-8302-2330"},"institutions":[{"id":"https://openalex.org/I1174212","display_name":"University of Southern California","ror":"https://ror.org/03taz7m60","country_code":"US","type":"education","lineage":["https://openalex.org/I1174212"]},{"id":"https://openalex.org/I4210116219","display_name":"Engineering Systems (United States)","ror":"https://ror.org/02qg60849","country_code":"US","type":"company","lineage":["https://openalex.org/I4210116219"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Michel Dubois","raw_affiliation_strings":["","Department of Electrical Engineering -Systems University of Southern California Los Angeles, CA 90089-2562"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"","institution_ids":[]},{"raw_affiliation_string":"Department of Electrical Engineering -Systems University of Southern California Los Angeles, CA 90089-2562","institution_ids":["https://openalex.org/I1174212","https://openalex.org/I4210116219"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5102931397"],"corresponding_institution_ids":["https://openalex.org/I1174212","https://openalex.org/I4210116219"],"apc_list":null,"apc_paid":null,"fwci":0.2153,"has_fulltext":true,"cited_by_count":6,"citation_normalized_percentile":{"value":0.49614961,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"338","last_page":"347"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10772","display_name":"Distributed systems and fault tolerance","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.860628604888916},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.6725579500198364},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.6651149392127991},{"id":"https://openalex.org/keywords/cas-latency","display_name":"CAS latency","score":0.6394155025482178},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.6054953932762146},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.4973151981830597},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.47866615653038025},{"id":"https://openalex.org/keywords/pipeline-burst-cache","display_name":"Pipeline burst cache","score":0.4786223769187927},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3717763423919678},{"id":"https://openalex.org/keywords/cache-coloring","display_name":"Cache coloring","score":0.31126245856285095},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.22254765033721924},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.19947180151939392},{"id":"https://openalex.org/keywords/memory-controller","display_name":"Memory controller","score":0.19244596362113953},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.12395220994949341}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.860628604888916},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.6725579500198364},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6651149392127991},{"id":"https://openalex.org/C189930140","wikidata":"https://www.wikidata.org/wiki/Q1112878","display_name":"CAS latency","level":4,"score":0.6394155025482178},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.6054953932762146},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.4973151981830597},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.47866615653038025},{"id":"https://openalex.org/C157547923","wikidata":"https://www.wikidata.org/wiki/Q7197276","display_name":"Pipeline burst cache","level":5,"score":0.4786223769187927},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3717763423919678},{"id":"https://openalex.org/C201148951","wikidata":"https://www.wikidata.org/wiki/Q5015976","display_name":"Cache coloring","level":4,"score":0.31126245856285095},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.22254765033721924},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.19947180151939392},{"id":"https://openalex.org/C100800780","wikidata":"https://www.wikidata.org/wiki/Q1175867","display_name":"Memory controller","level":3,"score":0.19244596362113953},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.12395220994949341},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/165939.166006","is_oa":true,"landing_page_url":"https://doi.org/10.1145/165939.166006","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/165939.166006","source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 7th international conference on Supercomputing","raw_type":"proceedings-article"}],"best_oa_location":{"id":"doi:10.1145/165939.166006","is_oa":true,"landing_page_url":"https://doi.org/10.1145/165939.166006","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/165939.166006","source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 7th international conference on Supercomputing","raw_type":"proceedings-article"},"sustainable_development_goals":[{"score":0.6800000071525574,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":true,"pdf":true},"content_urls":{"pdf":"https://content.openalex.org/works/W2043967438.pdf","grobid_xml":"https://content.openalex.org/works/W2043967438.grobid-xml"},"referenced_works_count":23,"referenced_works":["https://openalex.org/W4424585","https://openalex.org/W112400010","https://openalex.org/W1513842520","https://openalex.org/W1522888794","https://openalex.org/W1594240305","https://openalex.org/W1969648707","https://openalex.org/W2063951580","https://openalex.org/W2099958604","https://openalex.org/W2103330947","https://openalex.org/W2104932676","https://openalex.org/W2107354725","https://openalex.org/W2125424217","https://openalex.org/W2136348740","https://openalex.org/W2152496451","https://openalex.org/W2157758640","https://openalex.org/W2163196718","https://openalex.org/W2163820265","https://openalex.org/W2164797883","https://openalex.org/W2171006257","https://openalex.org/W3143608323","https://openalex.org/W4238014149","https://openalex.org/W4250814284","https://openalex.org/W4299303078"],"related_works":["https://openalex.org/W2167303720","https://openalex.org/W4247823503","https://openalex.org/W2012518269","https://openalex.org/W4243772489","https://openalex.org/W2088347047","https://openalex.org/W57688818","https://openalex.org/W1576527819","https://openalex.org/W2072955902","https://openalex.org/W1988497841","https://openalex.org/W2109715593"],"abstract_inverted_index":{"In":[0],"this":[1,91,132],"paper,":[2],"we":[3,82],"introduce":[4],"a":[5,64,79,84],"simple":[6,65,126],"hardware":[7],"mechanism":[8],"supporting":[9],"non-blocking":[10,39,95],"loads":[11],"in":[12,21,41,45,114],"conjunction":[13],"with":[14,106],"lockup-free":[15],"caches":[16],"to":[17,55,74,130],"hide":[18],"memory":[19,100],"latencies":[20,71,88],"high-performance":[22],"processors.":[23],"The":[24],"cache":[25,43],"and":[26,44,62,134],"processor":[27,47,76,107,115],"cooperate":[28],"on":[29,139],"load":[30],"misses":[31,105,123],"so":[32],"that":[33],"the":[34,38,42,46,57,60,94,140],"overall":[35],"complexity":[36],"of":[37,59,63,72],"mechanisms":[40],"is":[48,128],"greatly":[49],"reduced.":[50],"We":[51],"use":[52],"detailed":[53],"simulations":[54],"evaluate":[56],"effectiveness":[58],"architecture":[61,97],"compiler":[66],"transformation":[67],"at":[68],"hiding":[69],"miss":[70],"up":[73],"200":[75],"cycles.":[77],"For":[78,87,109],"given":[80],"program":[81],"identify":[83],"critical":[85,92],"latency.":[86],"lower":[89],"than":[90],"latency,":[93],"processor/cache":[96],"achieves":[98],"perfect":[99],"latency":[101],"tolerance":[102],"by":[103,120],"overlapping":[104,121],"execution.":[108],"higher":[110],"latencies,":[111],"significant":[112],"improvements":[113,135],"efficiency":[116],"are":[117,136],"still":[118],"obtained":[119],"multiple":[122],"together.":[124],"A":[125],"model":[127],"used":[129],"illustrate":[131],"effect":[133],"proposed":[137],"based":[138],"results.":[141]},"counts_by_year":[],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}