{"id":"https://openalex.org/W2163134761","doi":"https://doi.org/10.1145/1655925.1655950","title":"Efficient line buffer instruction cache scheme with prefetch","display_name":"Efficient line buffer instruction cache scheme with prefetch","publication_year":2009,"publication_date":"2009-11-24","ids":{"openalex":"https://openalex.org/W2163134761","doi":"https://doi.org/10.1145/1655925.1655950","mag":"2163134761"},"language":"en","primary_location":{"id":"doi:10.1145/1655925.1655950","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1655925.1655950","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2nd International Conference on Interaction Sciences: Information Technology, Culture and Human","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100401808","display_name":"Weili Li","orcid":"https://orcid.org/0000-0003-4316-9642"},"institutions":[{"id":"https://openalex.org/I4210089056","display_name":"Beijing Microelectronics Technology Institute","ror":"https://ror.org/007y7ej30","country_code":"CN","type":"other","lineage":["https://openalex.org/I4210089056"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Weili Li","raw_affiliation_strings":["Beijing Microelectronics Tech. Institution (BMTI), Fengtai District, Beijing, China"],"affiliations":[{"raw_affiliation_string":"Beijing Microelectronics Tech. Institution (BMTI), Fengtai District, Beijing, China","institution_ids":["https://openalex.org/I4210089056"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100528166","display_name":"Lixin Yu","orcid":null},"institutions":[{"id":"https://openalex.org/I4210089056","display_name":"Beijing Microelectronics Technology Institute","ror":"https://ror.org/007y7ej30","country_code":"CN","type":"other","lineage":["https://openalex.org/I4210089056"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Lixin Yu","raw_affiliation_strings":["Beijing Microelectronics Tech. Institution (BMTI), Fengtai District, Beijing, China"],"affiliations":[{"raw_affiliation_string":"Beijing Microelectronics Tech. Institution (BMTI), Fengtai District, Beijing, China","institution_ids":["https://openalex.org/I4210089056"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5100401808"],"corresponding_institution_ids":["https://openalex.org/I4210089056"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.1796744,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"132","last_page":"135"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/instruction-prefetch","display_name":"Instruction prefetch","score":0.9531563520431519},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8227235674858093},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.8213264346122742},{"id":"https://openalex.org/keywords/cache-pollution","display_name":"Cache pollution","score":0.8017021417617798},{"id":"https://openalex.org/keywords/smart-cache","display_name":"Smart Cache","score":0.7680376768112183},{"id":"https://openalex.org/keywords/cache-algorithms","display_name":"Cache algorithms","score":0.7300657033920288},{"id":"https://openalex.org/keywords/page-cache","display_name":"Page cache","score":0.7213517427444458},{"id":"https://openalex.org/keywords/cache-coloring","display_name":"Cache coloring","score":0.6964236497879028},{"id":"https://openalex.org/keywords/cache-invalidation","display_name":"Cache invalidation","score":0.5861756205558777},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5659329891204834},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.5211482048034668},{"id":"https://openalex.org/keywords/write-buffer","display_name":"Write buffer","score":0.5171663165092468},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.390682190656662},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.3373265266418457}],"concepts":[{"id":"https://openalex.org/C133588205","wikidata":"https://www.wikidata.org/wiki/Q28455645","display_name":"Instruction prefetch","level":3,"score":0.9531563520431519},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8227235674858093},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.8213264346122742},{"id":"https://openalex.org/C113166858","wikidata":"https://www.wikidata.org/wiki/Q5015981","display_name":"Cache pollution","level":5,"score":0.8017021417617798},{"id":"https://openalex.org/C167713795","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"Smart Cache","level":5,"score":0.7680376768112183},{"id":"https://openalex.org/C38556500","wikidata":"https://www.wikidata.org/wiki/Q13404475","display_name":"Cache algorithms","level":4,"score":0.7300657033920288},{"id":"https://openalex.org/C36340418","wikidata":"https://www.wikidata.org/wiki/Q7124288","display_name":"Page cache","level":5,"score":0.7213517427444458},{"id":"https://openalex.org/C201148951","wikidata":"https://www.wikidata.org/wiki/Q5015976","display_name":"Cache coloring","level":4,"score":0.6964236497879028},{"id":"https://openalex.org/C25536678","wikidata":"https://www.wikidata.org/wiki/Q5015977","display_name":"Cache invalidation","level":5,"score":0.5861756205558777},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5659329891204834},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.5211482048034668},{"id":"https://openalex.org/C89089495","wikidata":"https://www.wikidata.org/wiki/Q8038418","display_name":"Write buffer","level":5,"score":0.5171663165092468},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.390682190656662},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.3373265266418457}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1655925.1655950","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1655925.1655950","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2nd International Conference on Interaction Sciences: Information Technology, Culture and Human","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.9100000262260437,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W1970454100","https://openalex.org/W2012518269","https://openalex.org/W2077471685","https://openalex.org/W2101069312","https://openalex.org/W2101308451","https://openalex.org/W2152497893","https://openalex.org/W2163623586"],"related_works":["https://openalex.org/W2133489088","https://openalex.org/W2114386333","https://openalex.org/W2118932116","https://openalex.org/W2363769136","https://openalex.org/W2396934146","https://openalex.org/W2535115842","https://openalex.org/W2462146500","https://openalex.org/W2163134761","https://openalex.org/W2380482519","https://openalex.org/W2020300944"],"abstract_inverted_index":{"Cache":[0],"is":[1,67,90,124],"an":[2],"important":[3],"component":[4],"of":[5,16,53,75,109],"modern":[6],"processor.":[7,76],"On":[8],"chip":[9],"instruction":[10],"cache":[11,34,45,85,101],"can":[12],"comprise":[13],"one":[14],"third":[15],"CPU":[17],"power.":[18],"So":[19],"both":[20],"the":[21,51,58,61,73,82,87,95,103,107,111,127,131,137,141],"energy":[22,55],"efficiency":[23],"and":[24,46],"performance":[25,62,74,113,142],"should":[26],"be":[27],"concerned":[28],"when":[29],"designing":[30],"processors.":[31],"Line":[32],"buffer":[33,41,84,105,153],"architecture,":[35,86],"which":[36],"adds":[37],"a":[38,68],"line":[39,83,104,152],"size":[40],"between":[42],"Level":[43,99],"1":[44,100],"IU":[47],"(integer":[48],"unit),":[49],"has":[50],"advantage":[52],"low":[54],"consumption.":[56],"But":[57],"scheme":[59,70,89],"decreases":[60],"by":[63,143],"about":[64],"20%.":[65],"Prefetch":[66],"useful":[69],"to":[71,93,102,129],"improve":[72],"In":[77],"this":[78],"paper,":[79],"based":[80],"on":[81],"prefetch":[88,94],"introduced":[91],"in":[92,106],"request":[96],"instructions":[97],"from":[98],"hope":[108],"improving":[110],"processor":[112],"without":[114],"power":[115,147],"consumption":[116,148],"increasing":[117,149],"significantly.":[118],"The":[119,133],"Leon":[120],"2":[121],"VHDL":[122],"model":[123],"used":[125],"as":[126],"environment":[128],"fulfill":[130],"method.":[132],"results":[134],"show":[135],"that":[136],"proposed":[138],"architecture":[139],"improves":[140],"12.4%":[144],"with":[145,151],"4.9%":[146],"compared":[150],"cache.":[154]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}