{"id":"https://openalex.org/W2145866640","doi":"https://doi.org/10.1145/1654059.1654082","title":"Increasing memory miss tolerance for SIMD cores","display_name":"Increasing memory miss tolerance for SIMD cores","publication_year":2009,"publication_date":"2009-11-14","ids":{"openalex":"https://openalex.org/W2145866640","doi":"https://doi.org/10.1145/1654059.1654082","mag":"2145866640"},"language":"en","primary_location":{"id":"doi:10.1145/1654059.1654082","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1654059.1654082","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the Conference on High Performance Computing Networking, Storage and Analysis","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5061578459","display_name":"David Tarjan","orcid":null},"institutions":[{"id":"https://openalex.org/I51556381","display_name":"University of Virginia","ror":"https://ror.org/0153tk833","country_code":"US","type":"education","lineage":["https://openalex.org/I51556381"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"David Tarjan","raw_affiliation_strings":["University of Virginia, Charlottesville, VA"],"affiliations":[{"raw_affiliation_string":"University of Virginia, Charlottesville, VA","institution_ids":["https://openalex.org/I51556381"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5018781096","display_name":"Jiayuan Meng","orcid":"https://orcid.org/0000-0002-1135-6518"},"institutions":[{"id":"https://openalex.org/I51556381","display_name":"University of Virginia","ror":"https://ror.org/0153tk833","country_code":"US","type":"education","lineage":["https://openalex.org/I51556381"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jiayuan Meng","raw_affiliation_strings":["University of Virginia, Charlottesville, VA"],"affiliations":[{"raw_affiliation_string":"University of Virginia, Charlottesville, VA","institution_ids":["https://openalex.org/I51556381"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5074818897","display_name":"Kevin Skadron","orcid":"https://orcid.org/0000-0002-8091-9302"},"institutions":[{"id":"https://openalex.org/I51556381","display_name":"University of Virginia","ror":"https://ror.org/0153tk833","country_code":"US","type":"education","lineage":["https://openalex.org/I51556381"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Kevin Skadron","raw_affiliation_strings":["University of Virginia, Charlottesville, VA"],"affiliations":[{"raw_affiliation_string":"University of Virginia, Charlottesville, VA","institution_ids":["https://openalex.org/I51556381"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5061578459"],"corresponding_institution_ids":["https://openalex.org/I51556381"],"apc_list":null,"apc_paid":null,"fwci":7.2357,"has_fulltext":false,"cited_by_count":67,"citation_normalized_percentile":{"value":0.97557974,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":100},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"11"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/simd","display_name":"SIMD","score":0.8706467747688293},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8321728706359863},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.828665018081665},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.5584768056869507},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.5468931794166565},{"id":"https://openalex.org/keywords/cas-latency","display_name":"CAS latency","score":0.5267666578292847},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.45477789640426636},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.21883970499038696}],"concepts":[{"id":"https://openalex.org/C150552126","wikidata":"https://www.wikidata.org/wiki/Q339387","display_name":"SIMD","level":2,"score":0.8706467747688293},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8321728706359863},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.828665018081665},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.5584768056869507},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.5468931794166565},{"id":"https://openalex.org/C189930140","wikidata":"https://www.wikidata.org/wiki/Q1112878","display_name":"CAS latency","level":4,"score":0.5267666578292847},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.45477789640426636},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.21883970499038696},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C100800780","wikidata":"https://www.wikidata.org/wiki/Q1175867","display_name":"Memory controller","level":3,"score":0.0},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1145/1654059.1654082","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1654059.1654082","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the Conference on High Performance Computing Networking, Storage and Analysis","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.147.6525","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.147.6525","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.cs.virginia.edu/~dtarjan/Papers/SC09-DivOnMiss.pdf","raw_type":"text"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.147.7115","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.147.7115","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.cs.virginia.edu/~skadron/Papers/tarjan_sc09.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G2319657791","display_name":null,"funder_award_id":"IIS-0612049CNS-0615277CNS-0509245","funder_id":"https://openalex.org/F4320337388","funder_display_name":"Division of Computer and Network Systems"},{"id":"https://openalex.org/G6420663044","display_name":null,"funder_award_id":"IIS-0612049CNS-0615277CNS-0509245","funder_id":"https://openalex.org/F4320337389","funder_display_name":"Division of Information and Intelligent Systems"}],"funders":[{"id":"https://openalex.org/F4320337388","display_name":"Division of Computer and Network Systems","ror":"https://ror.org/02rdzmk74"},{"id":"https://openalex.org/F4320337389","display_name":"Division of Information and Intelligent Systems","ror":"https://ror.org/053a2cp42"},{"id":"https://openalex.org/F4320337393","display_name":"Division of Chemistry","ror":"https://ror.org/01ar8dr59"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":21,"referenced_works":["https://openalex.org/W1965387308","https://openalex.org/W2010281295","https://openalex.org/W2016939324","https://openalex.org/W2022740893","https://openalex.org/W2028499920","https://openalex.org/W2032309817","https://openalex.org/W2078391824","https://openalex.org/W2080285119","https://openalex.org/W2114421447","https://openalex.org/W2120628323","https://openalex.org/W2123608497","https://openalex.org/W2128022558","https://openalex.org/W2132600716","https://openalex.org/W2149379863","https://openalex.org/W2155503253","https://openalex.org/W2166621589","https://openalex.org/W2169150396","https://openalex.org/W2169880332","https://openalex.org/W2170653240","https://openalex.org/W2535359146","https://openalex.org/W3138798301"],"related_works":["https://openalex.org/W2534771569","https://openalex.org/W2037547261","https://openalex.org/W4311812695","https://openalex.org/W2117788426","https://openalex.org/W4242015792","https://openalex.org/W3011583392","https://openalex.org/W2291920536","https://openalex.org/W1992352827","https://openalex.org/W4297098431","https://openalex.org/W2437914309"],"abstract_inverted_index":{"Manycore":[0],"processors":[1],"with":[2,39],"wide":[3],"SIMD":[4,30,48],"cores":[5,31],"are":[6,50,72],"becoming":[7],"a":[8,21,47,68,85,91,96,112],"popular":[9],"choice":[10],"for":[11,37,95],"the":[12,58,62,82,103,123],"next":[13],"generation":[14],"of":[15,70,84,93,105,115],"throughput":[16],"oriented":[17],"architectures.":[18],"We":[19],"introduce":[20],"hardware":[22],"technique":[23],"called":[24],"\"diverge":[25],"on":[26,74,77],"miss\"":[27],"that":[28],"allows":[29],"to":[32,52,90,110,119],"better":[33],"tolerate":[34],"memory":[35,41],"latency":[36],"workloads":[38],"non-contiguous":[40],"access":[42],"patterns.":[43],"Individual":[44],"threads":[45,56,71],"within":[46],"\"warp\"":[49],"allowed":[51],"slip":[53],"behind":[54],"other":[55],"in":[57],"same":[59],"warp,":[60],"letting":[61],"warp":[63,98],"continue":[64],"execution":[65],"even":[66],"if":[67],"subset":[69],"waiting":[73],"memory.":[75],"Diverge":[76],"miss":[78],"can":[79],"either":[80],"increase":[81],"performance":[83,116],"given":[86,113],"design":[87],"by":[88,127],"up":[89],"factor":[92],"3.14":[94],"single":[97],"per":[99,107,125],"core,":[100],"or":[101],"reduce":[102],"number":[104],"warps":[106],"core":[108,126],"needed":[109],"sustain":[111],"level":[114],"from":[117],"16":[118],"2":[120],"warps,":[121],"reducing":[122],"area":[124],"35%.":[128]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":4},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":5},{"year":2014,"cited_by_count":9},{"year":2013,"cited_by_count":15},{"year":2012,"cited_by_count":11}],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2025-10-10T00:00:00"}