{"id":"https://openalex.org/W2046228805","doi":"https://doi.org/10.1145/1646461.1646465","title":"A framework for core-level modeling and design of reconfigurable computing algorithms","display_name":"A framework for core-level modeling and design of reconfigurable computing algorithms","publication_year":2009,"publication_date":"2009-11-15","ids":{"openalex":"https://openalex.org/W2046228805","doi":"https://doi.org/10.1145/1646461.1646465","mag":"2046228805"},"language":"en","primary_location":{"id":"doi:10.1145/1646461.1646465","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1646461.1646465","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the Third International Workshop on High-Performance Reconfigurable Computing Technology and Applications","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5061358216","display_name":"Gongyu Wang","orcid":null},"institutions":[{"id":"https://openalex.org/I33213144","display_name":"University of Florida","ror":"https://ror.org/02y3ad647","country_code":"US","type":"education","lineage":["https://openalex.org/I33213144"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Gongyu Wang","raw_affiliation_strings":["University of Florida, Gainesville, FL"],"affiliations":[{"raw_affiliation_string":"University of Florida, Gainesville, FL","institution_ids":["https://openalex.org/I33213144"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5088031457","display_name":"Greg Stitt","orcid":"https://orcid.org/0000-0001-7159-7439"},"institutions":[{"id":"https://openalex.org/I33213144","display_name":"University of Florida","ror":"https://ror.org/02y3ad647","country_code":"US","type":"education","lineage":["https://openalex.org/I33213144"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Greg Stitt","raw_affiliation_strings":["University of Florida, Gainesville, FL"],"affiliations":[{"raw_affiliation_string":"University of Florida, Gainesville, FL","institution_ids":["https://openalex.org/I33213144"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5020976710","display_name":"Herman Lam","orcid":"https://orcid.org/0000-0002-2388-0819"},"institutions":[{"id":"https://openalex.org/I33213144","display_name":"University of Florida","ror":"https://ror.org/02y3ad647","country_code":"US","type":"education","lineage":["https://openalex.org/I33213144"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Herman Lam","raw_affiliation_strings":["University of Florida, Gainesville, FL"],"affiliations":[{"raw_affiliation_string":"University of Florida, Gainesville, FL","institution_ids":["https://openalex.org/I33213144"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5082898376","display_name":"Alan D. George","orcid":"https://orcid.org/0000-0001-9665-2879"},"institutions":[{"id":"https://openalex.org/I33213144","display_name":"University of Florida","ror":"https://ror.org/02y3ad647","country_code":"US","type":"education","lineage":["https://openalex.org/I33213144"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Alan D. George","raw_affiliation_strings":["University of Florida, Gainesville, FL"],"affiliations":[{"raw_affiliation_string":"University of Florida, Gainesville, FL","institution_ids":["https://openalex.org/I33213144"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5061358216"],"corresponding_institution_ids":["https://openalex.org/I33213144"],"apc_list":null,"apc_paid":null,"fwci":1.3191,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.81055747,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"29","last_page":"38"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7120030522346497},{"id":"https://openalex.org/keywords/design-space-exploration","display_name":"Design space exploration","score":0.6647894382476807},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.6243700385093689},{"id":"https://openalex.org/keywords/electronic-system-level-design-and-verification","display_name":"Electronic system-level design and verification","score":0.5841977596282959},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5382914543151855},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4936774671077728},{"id":"https://openalex.org/keywords/virtual-prototyping","display_name":"Virtual prototyping","score":0.46579989790916443},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.45417898893356323},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.41608676314353943},{"id":"https://openalex.org/keywords/simulation","display_name":"Simulation","score":0.12524214386940002},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.1086319088935852}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7120030522346497},{"id":"https://openalex.org/C2776221188","wikidata":"https://www.wikidata.org/wiki/Q21072556","display_name":"Design space exploration","level":2,"score":0.6647894382476807},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.6243700385093689},{"id":"https://openalex.org/C77495112","wikidata":"https://www.wikidata.org/wiki/Q5358436","display_name":"Electronic system-level design and verification","level":2,"score":0.5841977596282959},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5382914543151855},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4936774671077728},{"id":"https://openalex.org/C2780991453","wikidata":"https://www.wikidata.org/wiki/Q3408177","display_name":"Virtual prototyping","level":2,"score":0.46579989790916443},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.45417898893356323},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.41608676314353943},{"id":"https://openalex.org/C44154836","wikidata":"https://www.wikidata.org/wiki/Q45045","display_name":"Simulation","level":1,"score":0.12524214386940002},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.1086319088935852}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1646461.1646465","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1646461.1646465","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the Third International Workshop on High-Performance Reconfigurable Computing Technology and Applications","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[{"id":"https://openalex.org/G818933388","display_name":null,"funder_award_id":"EEC-0642422","funder_id":"https://openalex.org/F4320337394","funder_display_name":"Division of Engineering Education and Centers"}],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"},{"id":"https://openalex.org/F4320337394","display_name":"Division of Engineering Education and Centers","ror":"https://ror.org/050rnw378"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":22,"referenced_works":["https://openalex.org/W1827438704","https://openalex.org/W1964845253","https://openalex.org/W2016192089","https://openalex.org/W2029853052","https://openalex.org/W2030542050","https://openalex.org/W2030934436","https://openalex.org/W2049644798","https://openalex.org/W2091966794","https://openalex.org/W2101959655","https://openalex.org/W2115294662","https://openalex.org/W2138744372","https://openalex.org/W2139637699","https://openalex.org/W2139900512","https://openalex.org/W2151468157","https://openalex.org/W2151820033","https://openalex.org/W2157077119","https://openalex.org/W2160291305","https://openalex.org/W2163298894","https://openalex.org/W2169180789","https://openalex.org/W2169882621","https://openalex.org/W6682590062","https://openalex.org/W6684629497"],"related_works":["https://openalex.org/W4281926497","https://openalex.org/W2612099726","https://openalex.org/W4283730710","https://openalex.org/W2042762783","https://openalex.org/W2269990635","https://openalex.org/W2548514518","https://openalex.org/W3146054601","https://openalex.org/W2064115172","https://openalex.org/W4240845158","https://openalex.org/W2046679083"],"abstract_inverted_index":{"Reconfigurable":[0],"computing":[1,14],"(RC)":[2],"is":[3],"rapidly":[4,207],"becoming":[5],"a":[6,118],"vital":[7],"technology":[8],"for":[9,74,93,126,142,162],"many":[10],"applications,":[11],"from":[12],"high-performance":[13],"to":[15,46,87,129,150,182,194,206],"embedded":[16],"systems.":[17],"The":[18,138],"inherent":[19],"advantages":[20],"of":[21,33,54,66],"custom-logic":[22],"hardware":[23,35],"devices,":[24],"such":[25,166],"as":[26,167],"the":[27,31,50,112,160],"FPGA,":[28],"combined":[29],"with":[30],"versatility":[32],"software-driven":[34],"configuration":[36],"often":[37],"boost":[38],"performance":[39,98,145],"while":[40],"reducing":[41],"power":[42],"consumption.":[43],"However,":[44],"compared":[45],"software":[47],"design":[48,56,113,123,151,180,199],"tools,":[49],"relatively":[51],"immature":[52],"state":[53],"RC":[55,75,127],"tools":[57,181,204],"significantly":[58],"limits":[59,63],"productivity":[60],"and":[61,69,97,107,122,133,147,152,174,179,198,205],"consequently":[62],"widespread":[64],"adoption":[65],"RC.":[67],"Long":[68],"tedious":[70],"design-translate-execute":[71],"(DTE)":[72],"processes":[73],"applications":[76],"(e.g.,":[77],"using":[78],"RTL":[79],"through":[80],"HDL)":[81],"must":[82],"be":[83,192],"repeated":[84],"in":[85],"order":[86],"meet":[88],"mission":[89],"requirements.":[90],"Novel":[91],"methods":[92],"rapid":[94,148],"virtual":[95],"prototyping":[96],"prediction":[99],"can":[100,175,191],"reduce":[101],"DTE":[102],"repetitions":[103],"by":[104],"providing":[105],"fast":[106],"accurate":[108,132,185],"tradeoff":[109],"analysis":[110],"before":[111],"stage.":[114],"This":[115],"paper":[116],"presents":[117],"novel":[119],"core-level":[120,143,172,189],"modeling":[121,155,178],"(CMD)":[124],"framework":[125,139],"algorithms":[128],"support":[130,141],"fast,":[131],"early":[134],"design-space":[135],"exploration":[136],"(DSE).":[137],"provides":[140],"modeling,":[144],"prediction,":[146,165],"bridging":[149],"translation.":[153],"Core-level":[154],"enables":[156],"detailed":[157],"DSE":[158,173],"without":[159],"need":[161],"coding.":[163],"Performance":[164],"maximum":[168],"clock":[169],"frequency,":[170],"supports":[171],"help":[176],"system-level":[177,186],"achieve":[183],"more":[184],"DSE.":[187],"Finally,":[188],"models":[190],"used":[193],"generate":[195],"code":[196],"templates":[197],"constraints":[200],"that":[201],"feed":[202],"translation":[203],"obtain":[208],"predicted":[209],"performance.":[210]},"counts_by_year":[{"year":2018,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}