{"id":"https://openalex.org/W1973671376","doi":"https://doi.org/10.1145/1646461.1646464","title":"SCF","display_name":"SCF","publication_year":2009,"publication_date":"2009-11-15","ids":{"openalex":"https://openalex.org/W1973671376","doi":"https://doi.org/10.1145/1646461.1646464","mag":"1973671376"},"language":"en","primary_location":{"id":"doi:10.1145/1646461.1646464","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1646461.1646464","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the Third International Workshop on High-Performance Reconfigurable Computing Technology and Applications","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5043985825","display_name":"Vikas A. Aggarwal","orcid":"https://orcid.org/0000-0002-2040-6767"},"institutions":[{"id":"https://openalex.org/I33213144","display_name":"University of Florida","ror":"https://ror.org/02y3ad647","country_code":"US","type":"education","lineage":["https://openalex.org/I33213144"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"V. Aggarwal","raw_affiliation_strings":["University of Florida, Gainesville, FL"],"affiliations":[{"raw_affiliation_string":"University of Florida, Gainesville, FL","institution_ids":["https://openalex.org/I33213144"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5033242656","display_name":"Rafael Garc\u00eda","orcid":"https://orcid.org/0000-0002-1681-6229"},"institutions":[{"id":"https://openalex.org/I33213144","display_name":"University of Florida","ror":"https://ror.org/02y3ad647","country_code":"US","type":"education","lineage":["https://openalex.org/I33213144"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"R. Garcia","raw_affiliation_strings":["University of Florida, Gainesville, FL"],"affiliations":[{"raw_affiliation_string":"University of Florida, Gainesville, FL","institution_ids":["https://openalex.org/I33213144"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5088031457","display_name":"Greg Stitt","orcid":"https://orcid.org/0000-0001-7159-7439"},"institutions":[{"id":"https://openalex.org/I33213144","display_name":"University of Florida","ror":"https://ror.org/02y3ad647","country_code":"US","type":"education","lineage":["https://openalex.org/I33213144"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"G. Stitt","raw_affiliation_strings":["University of Florida, Gainesville, FL"],"affiliations":[{"raw_affiliation_string":"University of Florida, Gainesville, FL","institution_ids":["https://openalex.org/I33213144"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5082898376","display_name":"Alan D. George","orcid":"https://orcid.org/0000-0001-9665-2879"},"institutions":[{"id":"https://openalex.org/I33213144","display_name":"University of Florida","ror":"https://ror.org/02y3ad647","country_code":"US","type":"education","lineage":["https://openalex.org/I33213144"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"A. George","raw_affiliation_strings":["University of Florida, Gainesville, FL"],"affiliations":[{"raw_affiliation_string":"University of Florida, Gainesville, FL","institution_ids":["https://openalex.org/I33213144"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5020976710","display_name":"Herman Lam","orcid":"https://orcid.org/0000-0002-2388-0819"},"institutions":[{"id":"https://openalex.org/I33213144","display_name":"University of Florida","ror":"https://ror.org/02y3ad647","country_code":"US","type":"education","lineage":["https://openalex.org/I33213144"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"H. Lam","raw_affiliation_strings":["University of Florida, Gainesville, FL"],"affiliations":[{"raw_affiliation_string":"University of Florida, Gainesville, FL","institution_ids":["https://openalex.org/I33213144"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5043985825"],"corresponding_institution_ids":["https://openalex.org/I33213144"],"apc_list":null,"apc_paid":null,"fwci":2.892,"has_fulltext":false,"cited_by_count":11,"citation_normalized_percentile":{"value":0.91159667,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":96,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"19","last_page":"28"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8075553178787231},{"id":"https://openalex.org/keywords/software-portability","display_name":"Software portability","score":0.7898448705673218},{"id":"https://openalex.org/keywords/synchronization","display_name":"Synchronization (alternating current)","score":0.6727561354637146},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.5302340984344482},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5120053887367249},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5091208815574646},{"id":"https://openalex.org/keywords/task","display_name":"Task (project management)","score":0.4711412787437439},{"id":"https://openalex.org/keywords/design-space-exploration","display_name":"Design space exploration","score":0.46481379866600037},{"id":"https://openalex.org/keywords/multiprocessing","display_name":"Multiprocessing","score":0.4454701840877533},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.42536768317222595},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.22496101260185242},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.18228456377983093},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.12628605961799622},{"id":"https://openalex.org/keywords/systems-engineering","display_name":"Systems engineering","score":0.10178971290588379}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8075553178787231},{"id":"https://openalex.org/C63000827","wikidata":"https://www.wikidata.org/wiki/Q3080428","display_name":"Software portability","level":2,"score":0.7898448705673218},{"id":"https://openalex.org/C2778562939","wikidata":"https://www.wikidata.org/wiki/Q1298791","display_name":"Synchronization (alternating current)","level":3,"score":0.6727561354637146},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.5302340984344482},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5120053887367249},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5091208815574646},{"id":"https://openalex.org/C2780451532","wikidata":"https://www.wikidata.org/wiki/Q759676","display_name":"Task (project management)","level":2,"score":0.4711412787437439},{"id":"https://openalex.org/C2776221188","wikidata":"https://www.wikidata.org/wiki/Q21072556","display_name":"Design space exploration","level":2,"score":0.46481379866600037},{"id":"https://openalex.org/C4822641","wikidata":"https://www.wikidata.org/wiki/Q846651","display_name":"Multiprocessing","level":2,"score":0.4454701840877533},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.42536768317222595},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.22496101260185242},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.18228456377983093},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.12628605961799622},{"id":"https://openalex.org/C201995342","wikidata":"https://www.wikidata.org/wiki/Q682496","display_name":"Systems engineering","level":1,"score":0.10178971290588379},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.0},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1646461.1646464","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1646461.1646464","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the Third International Workshop on High-Performance Reconfigurable Computing Technology and Applications","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/8","display_name":"Decent work and economic growth","score":0.44999998807907104}],"awards":[{"id":"https://openalex.org/G818933388","display_name":null,"funder_award_id":"EEC-0642422","funder_id":"https://openalex.org/F4320337394","funder_display_name":"Division of Engineering Education and Centers"}],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"},{"id":"https://openalex.org/F4320337394","display_name":"Division of Engineering Education and Centers","ror":"https://ror.org/050rnw378"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":27,"referenced_works":["https://openalex.org/W186630818","https://openalex.org/W1518455506","https://openalex.org/W1700387131","https://openalex.org/W1968411163","https://openalex.org/W1993696446","https://openalex.org/W2024678563","https://openalex.org/W2038571871","https://openalex.org/W2043724035","https://openalex.org/W2076186064","https://openalex.org/W2084299720","https://openalex.org/W2088943630","https://openalex.org/W2103717732","https://openalex.org/W2108167744","https://openalex.org/W2110425399","https://openalex.org/W2111571859","https://openalex.org/W2132101973","https://openalex.org/W2162693073","https://openalex.org/W2164854789","https://openalex.org/W2166720067","https://openalex.org/W2170049777","https://openalex.org/W2300389043","https://openalex.org/W3144368627","https://openalex.org/W4211008702","https://openalex.org/W4233595549","https://openalex.org/W4300983448","https://openalex.org/W6603091160","https://openalex.org/W6684528936"],"related_works":["https://openalex.org/W107105315","https://openalex.org/W1584537303","https://openalex.org/W4388155270","https://openalex.org/W1872724644","https://openalex.org/W4367156293","https://openalex.org/W2145092870","https://openalex.org/W3148775727","https://openalex.org/W4313341326","https://openalex.org/W2178653557","https://openalex.org/W4238092941"],"abstract_inverted_index":{"Heterogeneous":[0],"computing":[1,26],"systems":[2,41],"comprised":[3],"of":[4,109,117],"accelerators":[5],"such":[6,40],"as":[7],"FPGAs,":[8],"GPUs,":[9],"and":[10,31,45,53,79,112],"Cell":[11],"processors":[12],"coupled":[13],"with":[14],"standard":[15],"microprocessors":[16],"are":[17],"becoming":[18],"an":[19],"increasingly":[20],"popular":[21],"solution":[22],"to":[23,35,48],"building":[24],"future":[25],"systems.":[27],"Although":[28],"programming":[29,39],"languages":[30],"tools":[32],"have":[33],"evolved":[34],"simplify":[36],"device-level":[37],"design,":[38],"is":[42],"still":[43],"difficult":[44],"time-consuming":[46],"due":[47],"system-level":[49],"challenges":[50],"involving":[51],"synchronization":[52,80],"communication":[54,78,126],"between":[55,81],"heterogeneous":[56,85],"devices,":[57],"which":[58,75,128],"currently":[59],"require":[60],"ad-hoc":[61],"solutions.":[62],"To":[63],"solve":[64],"this":[65,67],"problem,":[66],"paper":[68],"presents":[69],"the":[70,89,97],"System-Level":[71],"Coordination":[72],"Framework":[73],"(SCF),":[74],"enables":[76,124],"transparent":[77],"tasks":[82],"running":[83],"on":[84],"processing":[86],"devices":[87],"in":[88],"system.":[90],"By":[91],"hiding":[92],"low-level":[93],"architectural":[94],"details":[95],"from":[96],"application":[98,103,110],"designer,":[99],"SCF":[100,123],"can":[101,129],"improve":[102],"development":[104],"productivity,":[105],"provide":[106,130],"higher":[107],"levels":[108],"portability,":[111],"offer":[113],"rapid":[114],"design-space":[115],"exploration":[116],"different":[118],"task/device":[119],"mappings.":[120],"In":[121],"addition,":[122],"custom":[125],"synthesis,":[127],"performance":[131],"improvements":[132],"over":[133],"generic":[134],"solutions":[135],"employed":[136],"previously.":[137]},"counts_by_year":[{"year":2012,"cited_by_count":3}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2016-06-24T00:00:00"}