{"id":"https://openalex.org/W2138219496","doi":"https://doi.org/10.1145/1645213.1645223","title":"Yield enhancement by robust application-specific mapping on Network-on-Chips","display_name":"Yield enhancement by robust application-specific mapping on Network-on-Chips","publication_year":2009,"publication_date":"2009-12-12","ids":{"openalex":"https://openalex.org/W2138219496","doi":"https://doi.org/10.1145/1645213.1645223","mag":"2138219496"},"language":"en","primary_location":{"id":"doi:10.1145/1645213.1645223","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1645213.1645223","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2nd International Workshop on Network on Chip Architectures","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5102155121","display_name":"Arnab Choudhury","orcid":"https://orcid.org/0009-0007-7131-3492"},"institutions":[{"id":"https://openalex.org/I57201433","display_name":"Universit\u00e0 della Svizzera italiana","ror":"https://ror.org/03c4atk17","country_code":"CH","type":"education","lineage":["https://openalex.org/I57201433"]}],"countries":["CH"],"is_corresponding":true,"raw_author_name":"A. Dutta Choudhury","raw_affiliation_strings":["ALaRI - University of Lugano, Lugano, Switzerland"],"affiliations":[{"raw_affiliation_string":"ALaRI - University of Lugano, Lugano, Switzerland","institution_ids":["https://openalex.org/I57201433"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5077005193","display_name":"Gianluca Palermo","orcid":"https://orcid.org/0000-0001-7955-8012"},"institutions":[{"id":"https://openalex.org/I93860229","display_name":"Politecnico di Milano","ror":"https://ror.org/01nffqt88","country_code":"IT","type":"education","lineage":["https://openalex.org/I93860229"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"G. Palermo","raw_affiliation_strings":["Politecnico di Milano","[Politecnico di Milano, Dipartimento di Elettronica e Informazione, Italy]"],"affiliations":[{"raw_affiliation_string":"Politecnico di Milano","institution_ids":["https://openalex.org/I93860229"]},{"raw_affiliation_string":"[Politecnico di Milano, Dipartimento di Elettronica e Informazione, Italy]","institution_ids":["https://openalex.org/I93860229"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5031461662","display_name":"Cristina Silvano","orcid":"https://orcid.org/0000-0003-1668-0883"},"institutions":[{"id":"https://openalex.org/I93860229","display_name":"Politecnico di Milano","ror":"https://ror.org/01nffqt88","country_code":"IT","type":"education","lineage":["https://openalex.org/I93860229"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"C. Silvano","raw_affiliation_strings":["Politecnico di Milano","[Politecnico di Milano, Dipartimento di Elettronica e Informazione, Italy]"],"affiliations":[{"raw_affiliation_string":"Politecnico di Milano","institution_ids":["https://openalex.org/I93860229"]},{"raw_affiliation_string":"[Politecnico di Milano, Dipartimento di Elettronica e Informazione, Italy]","institution_ids":["https://openalex.org/I93860229"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5086350616","display_name":"Vittorio Zaccaria","orcid":"https://orcid.org/0000-0001-5685-9795"},"institutions":[{"id":"https://openalex.org/I93860229","display_name":"Politecnico di Milano","ror":"https://ror.org/01nffqt88","country_code":"IT","type":"education","lineage":["https://openalex.org/I93860229"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"V. Zaccaria","raw_affiliation_strings":["Politecnico di Milano","[Politecnico di Milano, Dipartimento di Elettronica e Informazione, Italy]"],"affiliations":[{"raw_affiliation_string":"Politecnico di Milano","institution_ids":["https://openalex.org/I93860229"]},{"raw_affiliation_string":"[Politecnico di Milano, Dipartimento di Elettronica e Informazione, Italy]","institution_ids":["https://openalex.org/I93860229"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5102155121"],"corresponding_institution_ids":["https://openalex.org/I57201433"],"apc_list":null,"apc_paid":null,"fwci":1.7142,"has_fulltext":false,"cited_by_count":11,"citation_normalized_percentile":{"value":0.86121557,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"37","last_page":"42"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9977999925613403,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/robustness","display_name":"Robustness (evolution)","score":0.7866703271865845},{"id":"https://openalex.org/keywords/design-for-manufacturability","display_name":"Design for manufacturability","score":0.7422645092010498},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7337738871574402},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.6908235549926758},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.6226878762245178},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.44630593061447144},{"id":"https://openalex.org/keywords/context","display_name":"Context (archaeology)","score":0.4191972017288208},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.3936164975166321},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3868105113506317},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.1747109591960907},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.172614187002182}],"concepts":[{"id":"https://openalex.org/C63479239","wikidata":"https://www.wikidata.org/wiki/Q7353546","display_name":"Robustness (evolution)","level":3,"score":0.7866703271865845},{"id":"https://openalex.org/C62064638","wikidata":"https://www.wikidata.org/wiki/Q553878","display_name":"Design for manufacturability","level":2,"score":0.7422645092010498},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7337738871574402},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.6908235549926758},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.6226878762245178},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.44630593061447144},{"id":"https://openalex.org/C2779343474","wikidata":"https://www.wikidata.org/wiki/Q3109175","display_name":"Context (archaeology)","level":2,"score":0.4191972017288208},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.3936164975166321},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3868105113506317},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.1747109591960907},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.172614187002182},{"id":"https://openalex.org/C151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","level":1,"score":0.0},{"id":"https://openalex.org/C55493867","wikidata":"https://www.wikidata.org/wiki/Q7094","display_name":"Biochemistry","level":1,"score":0.0},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C104317684","wikidata":"https://www.wikidata.org/wiki/Q7187","display_name":"Gene","level":2,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1145/1645213.1645223","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1645213.1645223","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2nd International Workshop on Network on Chip Architectures","raw_type":"proceedings-article"},{"id":"pmh:oai:re.public.polimi.it:11311/563284","is_oa":false,"landing_page_url":"http://hdl.handle.net/11311/563284","pdf_url":null,"source":{"id":"https://openalex.org/S4306400312","display_name":"Virtual Community of Pathological Anatomy (University of Castilla La Mancha)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I79189158","host_organization_name":"University of Castilla-La Mancha","host_organization_lineage":["https://openalex.org/I79189158"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5400000214576721,"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure"}],"awards":[{"id":"https://openalex.org/G2748172494","display_name":null,"funder_award_id":"MULTICUBE FP7-216693","funder_id":"https://openalex.org/F4320334960","funder_display_name":"Seventh Framework Programme"}],"funders":[{"id":"https://openalex.org/F4320334960","display_name":"Seventh Framework Programme","ror":"https://ror.org/00k4n6c32"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W1582835330","https://openalex.org/W1591287028","https://openalex.org/W2102128779","https://openalex.org/W2106334424","https://openalex.org/W2106665917","https://openalex.org/W2114053923","https://openalex.org/W2120190808","https://openalex.org/W2123456523","https://openalex.org/W2126349935","https://openalex.org/W2127430446","https://openalex.org/W2139356019","https://openalex.org/W2161755212","https://openalex.org/W2166364496","https://openalex.org/W2169064458","https://openalex.org/W2613746377"],"related_works":["https://openalex.org/W2094969048","https://openalex.org/W994558755","https://openalex.org/W3035935536","https://openalex.org/W2010746423","https://openalex.org/W2372119205","https://openalex.org/W2117710422","https://openalex.org/W1987106725","https://openalex.org/W1787300689","https://openalex.org/W4283270028","https://openalex.org/W4367308127"],"abstract_inverted_index":{"The":[0],"current":[1],"technological":[2],"defect":[3],"densities":[4],"and":[5,93,95,130],"production":[6],"yields":[7],"are":[8],"a":[9,42],"motivating":[10],"factor":[11],"supporting":[12],"the":[13,19,35,39,46,53,57,65,87,90,97,100,120],"introduction":[14],"of":[15,22,37,41,56,89,110,132],"design-for-manufacturability":[16],"techniques":[17],"during":[18],"high-level":[20],"design":[21],"complex,":[23],"embedded":[24],"systems":[25],"based":[26],"on":[27],"network-on-chips":[28],"(NoCs).":[29],"In":[30,72],"this":[31],"context,":[32],"we":[33,74],"tackle":[34],"problem":[36],"mapping":[38,125],"IPs":[40],"multi-processing":[43],"system":[44,58,91,102],"to":[45,61,69],"NoC":[47,112],"nodes,":[48],"by":[49,118,127],"taking":[50],"into":[51],"account":[52],"effective":[54],"robustness":[55],"with":[59,123],"respect":[60],"permanent":[62],"faults":[63],"in":[64,108],"interconnection":[66],"network":[67],"due":[68],"manufacturing":[70],"defects.":[71],"particular,":[73],"introduce":[75],"an":[76],"application":[77],"specific":[78],"methodology":[79,122],"for":[80],"identifying":[81],"optimal":[82],"NoCs":[83],"mappings":[84],"which":[85],"minimize":[86],"variance":[88],"power":[92],"latency":[94],"maximizes":[96],"probability":[98],"that":[99],"actual":[101],"will":[103],"work":[104],"when":[105],"deployed,":[106],"even":[107],"presence":[109],"faulty":[111],"links.":[113],"We":[114],"provide":[115],"experimental":[116],"results":[117],"comparing":[119],"proposed":[121],"conventional":[124],"approaches,":[126],"highlighting":[128],"benefits":[129],"drawbacks":[131],"both":[133],"techniques.":[134]},"counts_by_year":[{"year":2021,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2013,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}