{"id":"https://openalex.org/W2140427713","doi":"https://doi.org/10.1145/1645213.1645222","title":"Architecture design principles for the integration of synchronization interfaces into Network-on-Chip switches","display_name":"Architecture design principles for the integration of synchronization interfaces into Network-on-Chip switches","publication_year":2009,"publication_date":"2009-12-12","ids":{"openalex":"https://openalex.org/W2140427713","doi":"https://doi.org/10.1145/1645213.1645222","mag":"2140427713"},"language":"en","primary_location":{"id":"doi:10.1145/1645213.1645222","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1645213.1645222","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2nd International Workshop on Network on Chip Architectures","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5010239929","display_name":"Daniele Ludovici","orcid":null},"institutions":[{"id":"https://openalex.org/I98358874","display_name":"Delft University of Technology","ror":"https://ror.org/02e2c7k09","country_code":"NL","type":"education","lineage":["https://openalex.org/I98358874"]}],"countries":["NL"],"is_corresponding":true,"raw_author_name":"Daniele Ludovici","raw_affiliation_strings":["Computer Engineering Lab., TUDelft, Delft, The Netherlands","Computer Engineering Lab., TUDelft, 2628 CD, The Netherlands"],"affiliations":[{"raw_affiliation_string":"Computer Engineering Lab., TUDelft, Delft, The Netherlands","institution_ids":["https://openalex.org/I98358874"]},{"raw_affiliation_string":"Computer Engineering Lab., TUDelft, 2628 CD, The Netherlands","institution_ids":["https://openalex.org/I98358874"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5027446961","display_name":"Alessandro Strano","orcid":null},"institutions":[{"id":"https://openalex.org/I201324441","display_name":"University of Ferrara","ror":"https://ror.org/041zkgm14","country_code":"IT","type":"education","lineage":["https://openalex.org/I201324441"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Alessandro Strano","raw_affiliation_strings":["University of Ferrara, Ferrara, Italy","ENDIF, University of Ferrara, 44100, Italy"],"affiliations":[{"raw_affiliation_string":"University of Ferrara, Ferrara, Italy","institution_ids":["https://openalex.org/I201324441"]},{"raw_affiliation_string":"ENDIF, University of Ferrara, 44100, Italy","institution_ids":["https://openalex.org/I201324441"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5011268330","display_name":"Davide Bertozzi","orcid":"https://orcid.org/0000-0001-7462-4551"},"institutions":[{"id":"https://openalex.org/I201324441","display_name":"University of Ferrara","ror":"https://ror.org/041zkgm14","country_code":"IT","type":"education","lineage":["https://openalex.org/I201324441"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Davide Bertozzi","raw_affiliation_strings":["University of Ferrara, Ferrara, Italy","ENDIF, University of Ferrara, 44100, Italy"],"affiliations":[{"raw_affiliation_string":"University of Ferrara, Ferrara, Italy","institution_ids":["https://openalex.org/I201324441"]},{"raw_affiliation_string":"ENDIF, University of Ferrara, 44100, Italy","institution_ids":["https://openalex.org/I201324441"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5010239929"],"corresponding_institution_ids":["https://openalex.org/I98358874"],"apc_list":null,"apc_paid":null,"fwci":3.988,"has_fulltext":false,"cited_by_count":13,"citation_normalized_percentile":{"value":0.94122299,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":94,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"31","last_page":"36"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9930999875068665,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9921000003814697,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/synchronizer","display_name":"Synchronizer","score":0.8959512710571289},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7330739498138428},{"id":"https://openalex.org/keywords/synchronization","display_name":"Synchronization (alternating current)","score":0.5799373984336853},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5632033944129944},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.5413655042648315},{"id":"https://openalex.org/keywords/network-on-a-chip","display_name":"Network on a chip","score":0.5273467302322388},{"id":"https://openalex.org/keywords/fifo","display_name":"FIFO (computing and electronics)","score":0.5205870270729065},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.5038759112358093},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4951132833957672},{"id":"https://openalex.org/keywords/clock-synchronization","display_name":"Clock synchronization","score":0.44796445965766907},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.32424479722976685},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.2567131519317627},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.1936192512512207},{"id":"https://openalex.org/keywords/channel","display_name":"Channel (broadcasting)","score":0.1591167151927948},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.0887259840965271}],"concepts":[{"id":"https://openalex.org/C66727535","wikidata":"https://www.wikidata.org/wiki/Q7662199","display_name":"Synchronizer","level":2,"score":0.8959512710571289},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7330739498138428},{"id":"https://openalex.org/C2778562939","wikidata":"https://www.wikidata.org/wiki/Q1298791","display_name":"Synchronization (alternating current)","level":3,"score":0.5799373984336853},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5632033944129944},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.5413655042648315},{"id":"https://openalex.org/C128519102","wikidata":"https://www.wikidata.org/wiki/Q339554","display_name":"Network on a chip","level":2,"score":0.5273467302322388},{"id":"https://openalex.org/C2777145635","wikidata":"https://www.wikidata.org/wiki/Q515636","display_name":"FIFO (computing and electronics)","level":2,"score":0.5205870270729065},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.5038759112358093},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4951132833957672},{"id":"https://openalex.org/C129891060","wikidata":"https://www.wikidata.org/wiki/Q1513059","display_name":"Clock synchronization","level":4,"score":0.44796445965766907},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.32424479722976685},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.2567131519317627},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.1936192512512207},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.1591167151927948},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0887259840965271},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0}],"mesh":[],"locations_count":4,"locations":[{"id":"doi:10.1145/1645213.1645222","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1645213.1645222","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2nd International Workshop on Network on Chip Architectures","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.149.2843","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.149.2843","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://ce.et.tudelft.nl/publicationfiles/1760_705_nocarc09_camera_ready.pdf","raw_type":"text"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.158.6454","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.158.6454","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://ce.et.tudelft.nl/publicationfiles/1760_705_p31-ludovici.pdf","raw_type":"text"},{"id":"pmh:oai:iris.unife.it:11392/1401044","is_oa":false,"landing_page_url":"http://hdl.handle.net/11392/1401044","pdf_url":null,"source":{"id":"https://openalex.org/S4306400369","display_name":"Institutional Research Information System University of Ferrara (University of Ferrara)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I201324441","host_organization_name":"University of Ferrara","host_organization_lineage":["https://openalex.org/I201324441"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Sustainable cities and communities","id":"https://metadata.un.org/sdg/11","score":0.5600000023841858}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":30,"referenced_works":["https://openalex.org/W186740131","https://openalex.org/W1544623790","https://openalex.org/W1589319782","https://openalex.org/W1600358781","https://openalex.org/W1609287256","https://openalex.org/W1999740575","https://openalex.org/W2005345974","https://openalex.org/W2050506251","https://openalex.org/W2063306466","https://openalex.org/W2084691364","https://openalex.org/W2090190382","https://openalex.org/W2099034654","https://openalex.org/W2106910123","https://openalex.org/W2107168744","https://openalex.org/W2107295017","https://openalex.org/W2108367269","https://openalex.org/W2113486165","https://openalex.org/W2113546900","https://openalex.org/W2117746843","https://openalex.org/W2125090069","https://openalex.org/W2133027848","https://openalex.org/W2136011486","https://openalex.org/W2136692989","https://openalex.org/W2136994107","https://openalex.org/W2141690700","https://openalex.org/W2160642395","https://openalex.org/W2504389667","https://openalex.org/W2540512941","https://openalex.org/W6632666987","https://openalex.org/W6676717505"],"related_works":["https://openalex.org/W2380488590","https://openalex.org/W2381770863","https://openalex.org/W1989099935","https://openalex.org/W1863704131","https://openalex.org/W1494497757","https://openalex.org/W3010619501","https://openalex.org/W2161995522","https://openalex.org/W2014284947","https://openalex.org/W2043881088","https://openalex.org/W2390899382"],"abstract_inverted_index":{"This":[0,66],"paper":[1,73],"contributes":[2],"to":[3],"the":[4,7,27,31,49,62,87,90],"maturity":[5],"of":[6,17,29,34,44,54,89],"GALS":[8,18,46],"NoC":[9,22,35,92],"design":[10,67],"practice":[11],"by":[12],"advocating":[13],"for":[14],"tight":[15],"integration":[16],"synchronization":[19],"interfaces":[20],"into":[21],"architecture":[23],"building":[24],"blocks.":[25],"At":[26],"cost":[28],"re-engineering":[30],"input/output":[32],"stages":[33],"switches":[36,88],"and":[37,52,78],"network":[38],"interfaces,":[39],"this":[40,72],"approach":[41],"proves":[42],"capable":[43],"materializing":[45],"NoCs":[47],"with":[48,74,86],"same":[50],"area":[51],"power":[53],"their":[55],"synchronous":[56],"counterparts,":[57],"while":[58],"reducing":[59],"latency":[60],"at":[61],"clock":[63],"domain":[64],"boundary.":[65],"style":[68],"is":[69],"experimented":[70],"in":[71],"a":[75,79],"mesochronous":[76],"synchronizer":[77],"dual-clock":[80],"FIFO,":[81],"which":[82],"are":[83],"tightly":[84],"coupled":[85],"xpipesLite":[91],"architecture.":[93]},"counts_by_year":[{"year":2014,"cited_by_count":2},{"year":2012,"cited_by_count":4}],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2025-10-10T00:00:00"}