{"id":"https://openalex.org/W2015762672","doi":"https://doi.org/10.1145/1640457.1640461","title":"Minimizing leakage power of sequential circuits through mixed- <i> V <sub>t</sub> </i> flip-flops and multi- <i> V <sub>t</sub> </i> combinational gates","display_name":"Minimizing leakage power of sequential circuits through mixed- <i> V <sub>t</sub> </i> flip-flops and multi- <i> V <sub>t</sub> </i> combinational gates","publication_year":2009,"publication_date":"2009-12-01","ids":{"openalex":"https://openalex.org/W2015762672","doi":"https://doi.org/10.1145/1640457.1640461","mag":"2015762672"},"language":"en","primary_location":{"id":"doi:10.1145/1640457.1640461","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1640457.1640461","pdf_url":null,"source":{"id":"https://openalex.org/S105046310","display_name":"ACM Transactions on Design Automation of Electronic Systems","issn_l":"1084-4309","issn":["1084-4309","1557-7309"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Design Automation of Electronic Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100368639","display_name":"Jae Hyun Kim","orcid":"https://orcid.org/0000-0003-2824-0113"},"institutions":[{"id":"https://openalex.org/I2250650973","display_name":"Samsung (South Korea)","ror":"https://ror.org/04w3jy968","country_code":"KR","type":"company","lineage":["https://openalex.org/I2250650973"]}],"countries":["KR"],"is_corresponding":true,"raw_author_name":"Jaehyun Kim","raw_affiliation_strings":["Samsung Electronics, Gyeonggi-Do, Korea","Samsung Electronics, GyeongGi-Do, Korea"],"affiliations":[{"raw_affiliation_string":"Samsung Electronics, Gyeonggi-Do, Korea","institution_ids":["https://openalex.org/I2250650973"]},{"raw_affiliation_string":"Samsung Electronics, GyeongGi-Do, Korea","institution_ids":["https://openalex.org/I2250650973"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102359907","display_name":"Chungki Oh","orcid":null},"institutions":[{"id":"https://openalex.org/I2250650973","display_name":"Samsung (South Korea)","ror":"https://ror.org/04w3jy968","country_code":"KR","type":"company","lineage":["https://openalex.org/I2250650973"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Chungki Oh","raw_affiliation_strings":["Samsung Electronics, Gyeonggi-Do, Korea","Samsung Electronics, GyeongGi-Do, Korea"],"affiliations":[{"raw_affiliation_string":"Samsung Electronics, Gyeonggi-Do, Korea","institution_ids":["https://openalex.org/I2250650973"]},{"raw_affiliation_string":"Samsung Electronics, GyeongGi-Do, Korea","institution_ids":["https://openalex.org/I2250650973"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5020011072","display_name":"Youngsoo Shin","orcid":"https://orcid.org/0000-0002-7474-9212"},"institutions":[{"id":"https://openalex.org/I157485424","display_name":"Korea Advanced Institute of Science and Technology","ror":"https://ror.org/05apxxy63","country_code":"KR","type":"education","lineage":["https://openalex.org/I157485424"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Youngsoo Shin","raw_affiliation_strings":["KAIST, Daejeon, Korea","KAIST , Daejeon, Korea"],"affiliations":[{"raw_affiliation_string":"KAIST, Daejeon, Korea","institution_ids":["https://openalex.org/I157485424"]},{"raw_affiliation_string":"KAIST , Daejeon, Korea","institution_ids":["https://openalex.org/I157485424"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5100368639"],"corresponding_institution_ids":["https://openalex.org/I2250650973"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.0797309,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":91,"max":100},"biblio":{"volume":"15","issue":"1","first_page":"1","last_page":"22"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/flops","display_name":"FLOPS","score":0.7631120681762695},{"id":"https://openalex.org/keywords/flip-flop","display_name":"Flip-flop","score":0.7130180597305298},{"id":"https://openalex.org/keywords/leakage","display_name":"Leakage (economics)","score":0.7087912559509277},{"id":"https://openalex.org/keywords/leakage-power","display_name":"Leakage power","score":0.5966867804527283},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.5803211331367493},{"id":"https://openalex.org/keywords/combinational-logic","display_name":"Combinational logic","score":0.5789050459861755},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5528115630149841},{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.506503701210022},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4845551550388336},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.45456886291503906},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.38983821868896484},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.387911319732666},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3461092710494995},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.26185205578804016},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.19698482751846313},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.1553405523300171},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.13238677382469177}],"concepts":[{"id":"https://openalex.org/C3826847","wikidata":"https://www.wikidata.org/wiki/Q188768","display_name":"FLOPS","level":2,"score":0.7631120681762695},{"id":"https://openalex.org/C2781007278","wikidata":"https://www.wikidata.org/wiki/Q183406","display_name":"Flip-flop","level":3,"score":0.7130180597305298},{"id":"https://openalex.org/C2777042071","wikidata":"https://www.wikidata.org/wiki/Q6509304","display_name":"Leakage (economics)","level":2,"score":0.7087912559509277},{"id":"https://openalex.org/C2987719587","wikidata":"https://www.wikidata.org/wiki/Q1811428","display_name":"Leakage power","level":4,"score":0.5966867804527283},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.5803211331367493},{"id":"https://openalex.org/C81409106","wikidata":"https://www.wikidata.org/wiki/Q76505","display_name":"Combinational logic","level":3,"score":0.5789050459861755},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5528115630149841},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.506503701210022},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4845551550388336},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.45456886291503906},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.38983821868896484},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.387911319732666},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3461092710494995},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.26185205578804016},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.19698482751846313},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.1553405523300171},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.13238677382469177},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1145/1640457.1640461","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1640457.1640461","pdf_url":null,"source":{"id":"https://openalex.org/S105046310","display_name":"ACM Transactions on Design Automation of Electronic Systems","issn_l":"1084-4309","issn":["1084-4309","1557-7309"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Design Automation of Electronic Systems","raw_type":"journal-article"},{"id":"pmh:oai:koasas.kaist.ac.kr:10203/95031","is_oa":false,"landing_page_url":"http://hdl.handle.net/10203/95031","pdf_url":null,"source":{"id":"https://openalex.org/S4306402435","display_name":"KAIST Institutional Repository (KAIST)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I157485424","host_organization_name":"Korea Advanced Institute of Science and Technology","host_organization_lineage":["https://openalex.org/I157485424"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"Article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":32,"referenced_works":["https://openalex.org/W161930826","https://openalex.org/W1511688816","https://openalex.org/W1566054141","https://openalex.org/W1973991181","https://openalex.org/W1977489283","https://openalex.org/W1989716769","https://openalex.org/W1991727477","https://openalex.org/W2004306407","https://openalex.org/W2026078757","https://openalex.org/W2042151827","https://openalex.org/W2042352336","https://openalex.org/W2047518460","https://openalex.org/W2075188509","https://openalex.org/W2076469371","https://openalex.org/W2099074725","https://openalex.org/W2102432039","https://openalex.org/W2102726266","https://openalex.org/W2105035472","https://openalex.org/W2106201583","https://openalex.org/W2108049334","https://openalex.org/W2114621701","https://openalex.org/W2122421989","https://openalex.org/W2124618076","https://openalex.org/W2131533117","https://openalex.org/W2131862714","https://openalex.org/W2147597268","https://openalex.org/W2152406824","https://openalex.org/W2163629952","https://openalex.org/W2167566128","https://openalex.org/W2603178913","https://openalex.org/W4240753366","https://openalex.org/W4242472899"],"related_works":["https://openalex.org/W2262031297","https://openalex.org/W2733322820","https://openalex.org/W2482318635","https://openalex.org/W2020161494","https://openalex.org/W2045056374","https://openalex.org/W2298981088","https://openalex.org/W2163601309","https://openalex.org/W2110968362","https://openalex.org/W2039755656","https://openalex.org/W4238178324"],"abstract_inverted_index":{"The":[0],"current":[1],"use":[2,180],"of":[3,41,105,112,132,143,168,181],"multi-":[4,31,137],"V":[5,32,43,57,66,94,99,110,138,183,193],"t":[6,33,44,58,67,95,100,111,139,184,194],"to":[7,34,63,135,178,191],"control":[8],"leakage":[9,130,142,169],"power":[10],"targets":[11],"combinational":[12,114],"gates,":[13],"even":[14],"though":[15],"sequential":[16,121],"elements":[17],"such":[18],"as":[19],"flip-flops":[20,68,144],"and":[21,55,75,108,196],"latches":[22],"also":[23,175,187],"contribute":[24],"appreciable":[25],"leakage.":[26,203],"We":[27,52,186],"can,":[28],"nevertheless,":[29],"apply":[30],"flip-flops,":[35],"but":[36,86],"few":[37],"can":[38],"take":[39],"advantage":[40],"high-":[42,56],",":[45],"which":[46,161],"causes":[47],"abrupt":[48],"changes":[49],"in":[50,79,119,202],"timing.":[51],"combine":[53],"low-":[54,182],"at":[59],"the":[60,98,109,141],"transistor":[61],"level":[62],"design":[64],"mixed-":[65],"with":[69,124],"reduced":[70,176],"leakage,":[71],"an":[72,128],"unchanged":[73],"footprint,":[74],"a":[76,120,198],"small":[77],"increase":[78],"either":[80],"setup":[81],"time":[82],"or":[83,103,117,157],"clock-to-Q":[84],"delay,":[85],"not":[87],"both.":[88],"An":[89],"allocation":[90],"algorithm":[91],"for":[92],"two":[93],"s":[96],"determines":[97],"(mixed,":[101],"high,":[102],"low)":[104,118],"each":[106,113],"flip-flop":[107],"gate":[115],"(high":[116],"circuit.":[122],"Experiments":[123],"65-nm":[125],"technology":[126],"show":[127,163],"average":[129],"saving":[131,151],"42%":[133],"compared":[134],"conventional":[136],"approaches;":[140],"alone":[145],"is":[146,152,174],"cut":[147],"by":[148,155,171],"78%.":[149],"This":[150],"largely":[153],"unaffected":[154],"die-to-die":[156],"within-die":[158],"process":[159,172],"variations,":[160],"we":[162],"through":[164],"simulations.":[165],"Standard":[166],"deviation":[167],"caused":[170],"variation":[173],"due":[177],"less":[179],"devices.":[185],"extend":[188],"our":[189],"approach":[190],"three":[192],"s,":[195],"obtain":[197],"further":[199],"14%":[200],"reduction":[201]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":1}],"updated_date":"2026-02-05T00:54:17.221276","created_date":"2025-10-10T00:00:00"}