{"id":"https://openalex.org/W2060898124","doi":"https://doi.org/10.1145/1640457.1640460","title":"Performance-constrained voltage assignment in multiple supply voltage SoC floorplanning","display_name":"Performance-constrained voltage assignment in multiple supply voltage SoC floorplanning","publication_year":2009,"publication_date":"2009-12-01","ids":{"openalex":"https://openalex.org/W2060898124","doi":"https://doi.org/10.1145/1640457.1640460","mag":"2060898124"},"language":"en","primary_location":{"id":"doi:10.1145/1640457.1640460","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1640457.1640460","pdf_url":null,"source":{"id":"https://openalex.org/S105046310","display_name":"ACM Transactions on Design Automation of Electronic Systems","issn_l":"1084-4309","issn":["1084-4309","1557-7309"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Design Automation of Electronic Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100806214","display_name":"Meng-Chen Wu","orcid":null},"institutions":[{"id":"https://openalex.org/I148366613","display_name":"National Yang Ming Chiao Tung University","ror":"https://ror.org/00se2k293","country_code":"TW","type":"education","lineage":["https://openalex.org/I148366613"]}],"countries":["TW"],"is_corresponding":true,"raw_author_name":"Meng-Chen Wu","raw_affiliation_strings":["National Chiao Tung University, Hsinchu, Taiwan"],"affiliations":[{"raw_affiliation_string":"National Chiao Tung University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I148366613"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5081475000","display_name":"Ming-ching Lu","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Ming-Ching Lu","raw_affiliation_strings":["SpringSoft, Inc., Hsinchu, Taiwan"],"affiliations":[{"raw_affiliation_string":"SpringSoft, Inc., Hsinchu, Taiwan","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102207554","display_name":"Chen Hung-Ming","orcid":null},"institutions":[{"id":"https://openalex.org/I148366613","display_name":"National Yang Ming Chiao Tung University","ror":"https://ror.org/00se2k293","country_code":"TW","type":"education","lineage":["https://openalex.org/I148366613"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Hung-Ming Chen","raw_affiliation_strings":["National Chiao Tung University, Hsinchu, Taiwan"],"affiliations":[{"raw_affiliation_string":"National Chiao Tung University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I148366613"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5111925764","display_name":"Jing-Yang Jou","orcid":null},"institutions":[{"id":"https://openalex.org/I148366613","display_name":"National Yang Ming Chiao Tung University","ror":"https://ror.org/00se2k293","country_code":"TW","type":"education","lineage":["https://openalex.org/I148366613"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Jing-Yang Jou","raw_affiliation_strings":["National Chiao Tung University, Hsinchu, Taiwan"],"affiliations":[{"raw_affiliation_string":"National Chiao Tung University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I148366613"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5100806214"],"corresponding_institution_ids":["https://openalex.org/I148366613"],"apc_list":null,"apc_paid":null,"fwci":0.5982,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.70971626,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"15","issue":"1","first_page":"1","last_page":"17"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/floorplan","display_name":"Floorplan","score":0.9599559903144836},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8300164937973022},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.5508086681365967},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.5229688286781311},{"id":"https://openalex.org/keywords/placement","display_name":"Placement","score":0.4957040548324585},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.481398344039917},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.45429980754852295},{"id":"https://openalex.org/keywords/power-optimization","display_name":"Power optimization","score":0.43455830216407776},{"id":"https://openalex.org/keywords/physical-design","display_name":"Physical design","score":0.40451252460479736},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3676067590713501},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.32231825590133667},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.2616998553276062},{"id":"https://openalex.org/keywords/power-consumption","display_name":"Power consumption","score":0.21604028344154358},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.09812068939208984}],"concepts":[{"id":"https://openalex.org/C130145326","wikidata":"https://www.wikidata.org/wiki/Q1553985","display_name":"Floorplan","level":2,"score":0.9599559903144836},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8300164937973022},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.5508086681365967},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.5229688286781311},{"id":"https://openalex.org/C117690923","wikidata":"https://www.wikidata.org/wiki/Q1484784","display_name":"Placement","level":4,"score":0.4957040548324585},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.481398344039917},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.45429980754852295},{"id":"https://openalex.org/C168292644","wikidata":"https://www.wikidata.org/wiki/Q10860336","display_name":"Power optimization","level":4,"score":0.43455830216407776},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.40451252460479736},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3676067590713501},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.32231825590133667},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.2616998553276062},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.21604028344154358},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.09812068939208984},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1640457.1640460","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1640457.1640460","pdf_url":null,"source":{"id":"https://openalex.org/S105046310","display_name":"ACM Transactions on Design Automation of Electronic Systems","issn_l":"1084-4309","issn":["1084-4309","1557-7309"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Design Automation of Electronic Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.7099999785423279}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":19,"referenced_works":["https://openalex.org/W1512453898","https://openalex.org/W1538958915","https://openalex.org/W1987148009","https://openalex.org/W2082348718","https://openalex.org/W2098143668","https://openalex.org/W2100740271","https://openalex.org/W2110721922","https://openalex.org/W2123968086","https://openalex.org/W2126148497","https://openalex.org/W2126970815","https://openalex.org/W2134833383","https://openalex.org/W2139524433","https://openalex.org/W2148777220","https://openalex.org/W2164251937","https://openalex.org/W2168300107","https://openalex.org/W2168908650","https://openalex.org/W2914931491","https://openalex.org/W4231104284","https://openalex.org/W6678990002"],"related_works":["https://openalex.org/W2781601456","https://openalex.org/W2064910292","https://openalex.org/W1969853986","https://openalex.org/W2186482337","https://openalex.org/W2115502122","https://openalex.org/W1938140238","https://openalex.org/W2783276420","https://openalex.org/W3010631755","https://openalex.org/W2903073708","https://openalex.org/W1987322154"],"abstract_inverted_index":{"Using":[0],"voltage":[1,51,71],"island":[2],"methodology":[3,49,69],"to":[4,46,54,85],"reduce":[5],"power":[6,56,112,117],"consumption":[7],"for":[8],"System-on-a-Chip":[9],"(SoC)":[10],"designs":[11],"has":[12,22],"become":[13],"more":[14,16],"and":[15,35,57,74,81,105,115],"popular":[17],"recently.":[18],"Currently":[19],"this":[20,63],"approach":[21],"been":[23],"considered":[24],"either":[25],"in":[26,101],"system-level":[27],"architecture":[28],"or":[29],"postplacement":[30],"stage.":[31],"Since":[32],"hierarchical":[33,86],"design":[34],"reusable":[36],"intellectual":[37],"property":[38],"(IP)":[39],"are":[40],"widely":[41],"used,":[42],"it":[43],"is":[44,79,99],"necessary":[45],"optimize":[47],"floorplanning/placement":[48],"considering":[50,70],"islands":[52,72],"generation":[53,73],"solve":[55],"critical":[58],"path":[59],"delay":[60],"problems.":[61],"In":[62],"article,":[64],"we":[65],"propose":[66],"a":[67],"floorplanning":[68],"performance":[75,103],"constraints.":[76],"Our":[77],"method":[78,98],"flexible":[80],"can":[82,106],"be":[83],"extended":[84],"design.":[87],"The":[88],"experimental":[89],"results":[90],"on":[91],"some":[92],"MCNC":[93],"benchmarks":[94],"show":[95],"that":[96],"our":[97],"effective":[100],"meeting":[102],"constraints":[104],"simultaneously":[107],"consider":[108],"the":[109],"tradeoff":[110],"between":[111],"routing":[113],"cost":[114],"total":[116],"dissipation.":[118]},"counts_by_year":[{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}