{"id":"https://openalex.org/W2159715864","doi":"https://doi.org/10.1145/1629911.1630124","title":"Multicore parallel min-cost flow algorithm for CAD applications","display_name":"Multicore parallel min-cost flow algorithm for CAD applications","publication_year":2009,"publication_date":"2009-07-26","ids":{"openalex":"https://openalex.org/W2159715864","doi":"https://doi.org/10.1145/1629911.1630124","mag":"2159715864"},"language":"en","primary_location":{"id":"doi:10.1145/1629911.1630124","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1629911.1630124","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 46th Annual Design Automation Conference","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5081521266","display_name":"Yinghai Lu","orcid":null},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Yinghai Lu","raw_affiliation_strings":["Fudan University, China"],"affiliations":[{"raw_affiliation_string":"Fudan University, China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103038285","display_name":"Hai Zhou","orcid":"https://orcid.org/0000-0003-4824-7179"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Hai Zhou","raw_affiliation_strings":["Northwestern University and Fudan University, China"],"affiliations":[{"raw_affiliation_string":"Northwestern University and Fudan University, China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5004722925","display_name":"Li Shang","orcid":"https://orcid.org/0000-0003-3944-7531"},"institutions":[{"id":"https://openalex.org/I188538660","display_name":"University of Colorado Boulder","ror":"https://ror.org/02ttsq026","country_code":"US","type":"education","lineage":["https://openalex.org/I188538660"]},{"id":"https://openalex.org/I2802236040","display_name":"University of Colorado System","ror":"https://ror.org/00jc20583","country_code":"US","type":"education","lineage":["https://openalex.org/I2802236040"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Li Shang","raw_affiliation_strings":["University of Colorado, Boulder"],"affiliations":[{"raw_affiliation_string":"University of Colorado, Boulder","institution_ids":["https://openalex.org/I2802236040","https://openalex.org/I188538660"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5064213921","display_name":"Xuan Zeng","orcid":"https://orcid.org/0000-0002-8097-4053"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xuan Zeng","raw_affiliation_strings":["Fudan University, China"],"affiliations":[{"raw_affiliation_string":"Fudan University, China","institution_ids":["https://openalex.org/I24943067"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5081521266"],"corresponding_institution_ids":["https://openalex.org/I24943067"],"apc_list":null,"apc_paid":null,"fwci":1.6079,"has_fulltext":false,"cited_by_count":9,"citation_normalized_percentile":{"value":0.85026029,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"832","last_page":"837"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9980999827384949,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8475349545478821},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.7208837866783142},{"id":"https://openalex.org/keywords/concurrency","display_name":"Concurrency","score":0.6453298926353455},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.6311827898025513},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.6196230053901672},{"id":"https://openalex.org/keywords/speedup","display_name":"Speedup","score":0.5355539321899414},{"id":"https://openalex.org/keywords/nondeterministic-algorithm","display_name":"Nondeterministic algorithm","score":0.5079270005226135},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.5068462491035461},{"id":"https://openalex.org/keywords/electronic-design-automation","display_name":"Electronic design automation","score":0.49695637822151184},{"id":"https://openalex.org/keywords/cad","display_name":"CAD","score":0.46167728304862976},{"id":"https://openalex.org/keywords/parallelism","display_name":"Parallelism (grammar)","score":0.4387570321559906},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.41477152705192566},{"id":"https://openalex.org/keywords/floorplan","display_name":"Floorplan","score":0.41402170062065125},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4070960581302643},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3333544433116913},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.2953835427761078},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.20727801322937012}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8475349545478821},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.7208837866783142},{"id":"https://openalex.org/C193702766","wikidata":"https://www.wikidata.org/wiki/Q1414548","display_name":"Concurrency","level":2,"score":0.6453298926353455},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6311827898025513},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.6196230053901672},{"id":"https://openalex.org/C68339613","wikidata":"https://www.wikidata.org/wiki/Q1549489","display_name":"Speedup","level":2,"score":0.5355539321899414},{"id":"https://openalex.org/C176181172","wikidata":"https://www.wikidata.org/wiki/Q3490301","display_name":"Nondeterministic algorithm","level":2,"score":0.5079270005226135},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.5068462491035461},{"id":"https://openalex.org/C64260653","wikidata":"https://www.wikidata.org/wiki/Q1194864","display_name":"Electronic design automation","level":2,"score":0.49695637822151184},{"id":"https://openalex.org/C194789388","wikidata":"https://www.wikidata.org/wiki/Q17855283","display_name":"CAD","level":2,"score":0.46167728304862976},{"id":"https://openalex.org/C2781172179","wikidata":"https://www.wikidata.org/wiki/Q853109","display_name":"Parallelism (grammar)","level":2,"score":0.4387570321559906},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.41477152705192566},{"id":"https://openalex.org/C130145326","wikidata":"https://www.wikidata.org/wiki/Q1553985","display_name":"Floorplan","level":2,"score":0.41402170062065125},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4070960581302643},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3333544433116913},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.2953835427761078},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.20727801322937012},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.0},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.0},{"id":"https://openalex.org/C199639397","wikidata":"https://www.wikidata.org/wiki/Q1788588","display_name":"Engineering drawing","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1145/1629911.1630124","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1629911.1630124","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 46th Annual Design Automation Conference","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.564.7649","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.564.7649","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://users.eecs.northwestern.edu/~haizhou/publications/dac09lu2.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.5}],"awards":[{"id":"https://openalex.org/G1326144771","display_name":null,"funder_award_id":"2005CB321701","funder_id":"https://openalex.org/F4320321540","funder_display_name":"Ministry of Science and Technology of the People's Republic of China"},{"id":"https://openalex.org/G2011841054","display_name":null,"funder_award_id":"2007-HJ-1593","funder_id":"https://openalex.org/F4320306087","funder_display_name":"Semiconductor Research Corporation"},{"id":"https://openalex.org/G6036361750","display_name":null,"funder_award_id":"CNS-0613967","funder_id":"https://openalex.org/F4320337388","funder_display_name":"Division of Computer and Network Systems"},{"id":"https://openalex.org/G6696681808","display_name":null,"funder_award_id":"8510700100","funder_id":"https://openalex.org/F4320321540","funder_display_name":"Ministry of Science and Technology of the People's Republic of China"},{"id":"https://openalex.org/G7080421446","display_name":null,"funder_award_id":"6.07E+15","funder_id":"https://openalex.org/F4320321001","funder_display_name":"National Natural Science Foundation of China"},{"id":"https://openalex.org/G8708529866","display_name":null,"funder_award_id":"2.01E+11","funder_id":"https://openalex.org/F4320321106","funder_display_name":"Ministry of Education of the People's Republic of China"}],"funders":[{"id":"https://openalex.org/F4320306087","display_name":"Semiconductor Research Corporation","ror":"https://ror.org/047z4n946"},{"id":"https://openalex.org/F4320321001","display_name":"National Natural Science Foundation of China","ror":"https://ror.org/01h0zpd94"},{"id":"https://openalex.org/F4320321106","display_name":"Ministry of Education of the People's Republic of China","ror":"https://ror.org/01mv9t934"},{"id":"https://openalex.org/F4320321540","display_name":"Ministry of Science and Technology of the People's Republic of China","ror":"https://ror.org/027s68j25"},{"id":"https://openalex.org/F4320337388","display_name":"Division of Computer and Network Systems","ror":"https://ror.org/02rdzmk74"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":36,"referenced_works":["https://openalex.org/W326353637","https://openalex.org/W1479694349","https://openalex.org/W1504504841","https://openalex.org/W1510808677","https://openalex.org/W1590939142","https://openalex.org/W1857327297","https://openalex.org/W1963951527","https://openalex.org/W1965662337","https://openalex.org/W1983572666","https://openalex.org/W2031235329","https://openalex.org/W2033982221","https://openalex.org/W2055798429","https://openalex.org/W2066210260","https://openalex.org/W2076907308","https://openalex.org/W2086987027","https://openalex.org/W2110294554","https://openalex.org/W2113751407","https://openalex.org/W2118684575","https://openalex.org/W2121845205","https://openalex.org/W2128957415","https://openalex.org/W2132334337","https://openalex.org/W2132536544","https://openalex.org/W2135197936","https://openalex.org/W2143006079","https://openalex.org/W2149976210","https://openalex.org/W2151997136","https://openalex.org/W2162493032","https://openalex.org/W2166295488","https://openalex.org/W2169446136","https://openalex.org/W2338458919","https://openalex.org/W3122230532","https://openalex.org/W6628762049","https://openalex.org/W6639251974","https://openalex.org/W6646522387","https://openalex.org/W6676518761","https://openalex.org/W6679876871"],"related_works":["https://openalex.org/W3011978806","https://openalex.org/W4245901115","https://openalex.org/W3036411830","https://openalex.org/W3204573923","https://openalex.org/W3207169898","https://openalex.org/W3198354237","https://openalex.org/W2743305891","https://openalex.org/W4385309418","https://openalex.org/W2331259470","https://openalex.org/W2019954703"],"abstract_inverted_index":{"Computational":[0],"complexity":[1],"has":[2,66,72,124],"been":[3,125,158],"the":[4,19,29,115,119,128,162],"primary":[5],"challenge":[6,46],"of":[7,52,180],"many":[8,132],"VLSI":[9],"CAD":[10,35,48,111],"applications.":[11,112],"The":[12],"emerging":[13],"multicore":[14,30,108,152],"and":[15,77,103,148,174],"many-core":[16],"microprocessors":[17],"have":[18,81,157],"potential":[20],"to":[21,27,32,95,104,118,141],"offer":[22],"scalable":[23,175],"performance":[24],"improvement.":[25],"How":[26],"explore":[28,96],"resources":[31],"speed":[33],"up":[34],"applications":[36],"is":[37],"thus":[38],"a":[39,44,63,82,93],"natural":[40],"question":[41],"but":[42],"also":[43],"huge":[45],"for":[47,110,154],"researchers.":[49],"Indeed,":[50],"decades":[51],"work":[53,71],"on":[54,85,107,151,161,165],"general-purpose":[55],"compilation":[56],"approaches":[57],"that":[58,74],"automatically":[59],"extracts":[60],"parallelism":[61],"from":[62,135],"sequential":[64],"program":[65,105],"shown":[67,73],"limited":[68],"success.":[69],"Past":[70],"programming":[75],"model":[76],"algorithm":[78,101,147],"design":[79,133],"methods":[80],"great":[83],"influence":[84],"usable":[86],"parallelism.":[87],"In":[88],"this":[89],"paper,":[90],"we":[91],"propose":[92],"methodology":[94,117],"concurrency":[97],"via":[98],"nondeterministic":[99],"transactional":[100],"design,":[102],"them":[106],"processors":[109,153],"We":[113],"apply":[114],"proposed":[116],"min-cost":[120,155],"flow":[121,156],"problem":[122,130],"which":[123],"identified":[126],"as":[127],"key":[129],"in":[131,138,169],"optimizations,":[134],"wire-length":[136],"optimization":[137],"detailed":[139],"placement":[140],"timing-constrained":[142],"voltage":[143,166],"assignment.":[144],"A":[145],"concurrent":[146],"its":[149,172],"implementation":[150],"developed":[159],"based":[160],"methodology.":[163],"Experiments":[164],"island":[167],"generation":[168],"floorplanning":[170],"demonstrated":[171],"efficiency":[173],"speedup":[176],"over":[177],"different":[178],"number":[179],"cores.":[181]},"counts_by_year":[{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2013,"cited_by_count":1}],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2025-10-10T00:00:00"}