{"id":"https://openalex.org/W2082591084","doi":"https://doi.org/10.1145/1629911.1630118","title":"Multiprocessor System-on-Chip designs with active memory processors for higher memory efficiency","display_name":"Multiprocessor System-on-Chip designs with active memory processors for higher memory efficiency","publication_year":2009,"publication_date":"2009-07-26","ids":{"openalex":"https://openalex.org/W2082591084","doi":"https://doi.org/10.1145/1629911.1630118","mag":"2082591084"},"language":"en","primary_location":{"id":"doi:10.1145/1629911.1630118","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1629911.1630118","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 46th Annual Design Automation Conference","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5006358876","display_name":"Junhee Yoo","orcid":null},"institutions":[{"id":"https://openalex.org/I139264467","display_name":"Seoul National University","ror":"https://ror.org/04h9pn542","country_code":"KR","type":"education","lineage":["https://openalex.org/I139264467"]}],"countries":["KR"],"is_corresponding":true,"raw_author_name":"Junhee Yoo","raw_affiliation_strings":["Seoul National University","School of Electrical Engineering and Computer Science, Seoul National University, Korea"],"affiliations":[{"raw_affiliation_string":"Seoul National University","institution_ids":["https://openalex.org/I139264467"]},{"raw_affiliation_string":"School of Electrical Engineering and Computer Science, Seoul National University, Korea","institution_ids":["https://openalex.org/I139264467"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5063521444","display_name":"Sungjoo Yoo","orcid":"https://orcid.org/0000-0002-5853-0675"},"institutions":[{"id":"https://openalex.org/I2799891827","display_name":"Korea Post","ror":"https://ror.org/00p45d091","country_code":"KR","type":"government","lineage":["https://openalex.org/I2799891827","https://openalex.org/I2801339556","https://openalex.org/I4387152098"]},{"id":"https://openalex.org/I123900574","display_name":"Pohang University of Science and Technology","ror":"https://ror.org/04xysgw12","country_code":"KR","type":"education","lineage":["https://openalex.org/I123900574"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Sungjoo Yoo","raw_affiliation_strings":["POSTECH","Department of Electronic and Electrical Engineering, POSTECH, Korea"],"affiliations":[{"raw_affiliation_string":"POSTECH","institution_ids":["https://openalex.org/I2799891827","https://openalex.org/I123900574"]},{"raw_affiliation_string":"Department of Electronic and Electrical Engineering, POSTECH, Korea","institution_ids":["https://openalex.org/I2799891827","https://openalex.org/I123900574"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5043594476","display_name":"Ki\u2010Young Choi","orcid":"https://orcid.org/0000-0001-6138-6697"},"institutions":[{"id":"https://openalex.org/I139264467","display_name":"Seoul National University","ror":"https://ror.org/04h9pn542","country_code":"KR","type":"education","lineage":["https://openalex.org/I139264467"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Kiyoung Choi","raw_affiliation_strings":["Seoul National University","School of Electrical Engineering and Computer Science, Seoul National University, Korea"],"affiliations":[{"raw_affiliation_string":"Seoul National University","institution_ids":["https://openalex.org/I139264467"]},{"raw_affiliation_string":"School of Electrical Engineering and Computer Science, Seoul National University, Korea","institution_ids":["https://openalex.org/I139264467"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5006358876"],"corresponding_institution_ids":["https://openalex.org/I139264467"],"apc_list":null,"apc_paid":null,"fwci":1.0553,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.77799704,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"806","last_page":"811"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9980999827384949,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8505384922027588},{"id":"https://openalex.org/keywords/uniform-memory-access","display_name":"Uniform memory access","score":0.6564498543739319},{"id":"https://openalex.org/keywords/memory-map","display_name":"Memory map","score":0.6417967081069946},{"id":"https://openalex.org/keywords/interleaved-memory","display_name":"Interleaved memory","score":0.5822558403015137},{"id":"https://openalex.org/keywords/registered-memory","display_name":"Registered memory","score":0.5713978409767151},{"id":"https://openalex.org/keywords/computing-with-memory","display_name":"Computing with Memory","score":0.5713188648223877},{"id":"https://openalex.org/keywords/flat-memory-model","display_name":"Flat memory model","score":0.5231491327285767},{"id":"https://openalex.org/keywords/microcode","display_name":"Microcode","score":0.47984883189201355},{"id":"https://openalex.org/keywords/distributed-memory","display_name":"Distributed memory","score":0.4669158458709717},{"id":"https://openalex.org/keywords/cache-only-memory-architecture","display_name":"Cache-only memory architecture","score":0.4664563238620758},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.45788490772247314},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.45112648606300354},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.43549612164497375},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.43282434344291687},{"id":"https://openalex.org/keywords/memory-architecture","display_name":"Memory architecture","score":0.43023011088371277},{"id":"https://openalex.org/keywords/extended-memory","display_name":"Extended memory","score":0.420324444770813},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4171639084815979},{"id":"https://openalex.org/keywords/shared-memory","display_name":"Shared memory","score":0.37846022844314575},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.339647501707077}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8505384922027588},{"id":"https://openalex.org/C51290061","wikidata":"https://www.wikidata.org/wiki/Q1936765","display_name":"Uniform memory access","level":4,"score":0.6564498543739319},{"id":"https://openalex.org/C74426580","wikidata":"https://www.wikidata.org/wiki/Q719484","display_name":"Memory map","level":3,"score":0.6417967081069946},{"id":"https://openalex.org/C63511323","wikidata":"https://www.wikidata.org/wiki/Q908936","display_name":"Interleaved memory","level":4,"score":0.5822558403015137},{"id":"https://openalex.org/C93446704","wikidata":"https://www.wikidata.org/wiki/Q449328","display_name":"Registered memory","level":3,"score":0.5713978409767151},{"id":"https://openalex.org/C152890283","wikidata":"https://www.wikidata.org/wiki/Q4129922","display_name":"Computing with Memory","level":5,"score":0.5713188648223877},{"id":"https://openalex.org/C57863822","wikidata":"https://www.wikidata.org/wiki/Q905488","display_name":"Flat memory model","level":4,"score":0.5231491327285767},{"id":"https://openalex.org/C22174128","wikidata":"https://www.wikidata.org/wiki/Q175869","display_name":"Microcode","level":2,"score":0.47984883189201355},{"id":"https://openalex.org/C91481028","wikidata":"https://www.wikidata.org/wiki/Q1054686","display_name":"Distributed memory","level":3,"score":0.4669158458709717},{"id":"https://openalex.org/C3720319","wikidata":"https://www.wikidata.org/wiki/Q5015937","display_name":"Cache-only memory architecture","level":5,"score":0.4664563238620758},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.45788490772247314},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.45112648606300354},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.43549612164497375},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.43282434344291687},{"id":"https://openalex.org/C2779602883","wikidata":"https://www.wikidata.org/wiki/Q15544750","display_name":"Memory architecture","level":2,"score":0.43023011088371277},{"id":"https://openalex.org/C171675096","wikidata":"https://www.wikidata.org/wiki/Q1143380","display_name":"Extended memory","level":4,"score":0.420324444770813},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4171639084815979},{"id":"https://openalex.org/C133875982","wikidata":"https://www.wikidata.org/wiki/Q764810","display_name":"Shared memory","level":2,"score":0.37846022844314575},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.339647501707077}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1629911.1630118","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1629911.1630118","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 46th Annual Design Automation Conference","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.4699999988079071,"id":"https://metadata.un.org/sdg/7"}],"awards":[{"id":"https://openalex.org/G2115118576","display_name":null,"funder_award_id":"IITA-2009-C1090-0902-0024","funder_id":"https://openalex.org/F4320321640","funder_display_name":"Ministry of Knowledge Economy"},{"id":"https://openalex.org/G6988427657","display_name":null,"funder_award_id":"ROA-2008-000-20126-0","funder_id":"https://openalex.org/F4320322348","funder_display_name":"Korea Science and Engineering Foundation"}],"funders":[{"id":"https://openalex.org/F4320321640","display_name":"Ministry of Knowledge Economy","ror":"https://ror.org/008nkqk13"},{"id":"https://openalex.org/F4320322348","display_name":"Korea Science and Engineering Foundation","ror":"https://ror.org/013aysd81"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W1979830285","https://openalex.org/W2016558956","https://openalex.org/W2022117185","https://openalex.org/W2052196304","https://openalex.org/W2103657804","https://openalex.org/W2113520225","https://openalex.org/W2122234783","https://openalex.org/W2130007585","https://openalex.org/W2155066383","https://openalex.org/W2165836188","https://openalex.org/W2167233984","https://openalex.org/W2168023916","https://openalex.org/W2171427778","https://openalex.org/W2911980744","https://openalex.org/W4254473445"],"related_works":["https://openalex.org/W3180803030","https://openalex.org/W4243576563","https://openalex.org/W2565280077","https://openalex.org/W1575240748","https://openalex.org/W2168550483","https://openalex.org/W2993507867","https://openalex.org/W3025845664","https://openalex.org/W2316890442","https://openalex.org/W2047684617","https://openalex.org/W2766165550"],"abstract_inverted_index":{"Memory":[0],"access":[1],"latency":[2],"and":[3,59,72,89,110,124,127],"memory-related":[4],"operations":[5,24],"are":[6],"often":[7],"the":[8,35,39,43,56,87,91,101,130,142],"performance":[9,136],"bottleneck":[10],"in":[11],"parallel":[12],"applications.":[13],"In":[14,95],"this":[15],"paper,":[16],"we":[17,47,99],"present":[18],"a":[19,66,77,118],"concept":[20,102],"of":[21,52,69,144],"active":[22,44,80,92],"memory":[23,45,53,81,88,93],"which":[25,83],"is":[26,84],"an":[27],"on-chip":[28,57],"network":[29,58],"transaction":[30,132],"that":[31,129],"operates":[32],"based":[33],"on":[34,117],"microcode":[36],"provided":[37],"by":[38,137],"software":[40],"designer.":[41],"Utilizing":[42],"operation,":[46],"can":[48,134],"replace":[49],"multiple":[50],"transactions":[51,71],"accesses":[54],"over":[55],"related":[60],"local":[61],"processing":[62],"element":[63],"computation":[64],"with":[65,121],"smaller":[67],"number":[68],"high-level":[70],"near-memory":[73],"computation.":[74],"We":[75],"implemented":[76],"processor":[78,82],"called":[79],"located":[85],"near":[86],"executes":[90],"operations.":[94],"our":[96],"case":[97],"studies,":[98],"applied":[100],"to":[103,139],"three":[104],"real-world":[105],"applications":[106],"(parallelized":[107],"JPEG,":[108],"FFT,":[109],"text":[111],"indexing":[112],"for":[113],"data":[114],"mining)":[115],"running":[116],"36-tile":[119],"architecture":[120],"32":[122],"cores":[123],"4":[125],"memories":[126],"found":[128],"programmable":[131],"approach":[133],"improve":[135],"34.3%":[138],"618%":[140],"at":[141],"cost":[143],"additional":[145],"design":[146],"effort.":[147]},"counts_by_year":[{"year":2015,"cited_by_count":1},{"year":2013,"cited_by_count":2},{"year":2012,"cited_by_count":3}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}