{"id":"https://openalex.org/W2106060433","doi":"https://doi.org/10.1145/1629911.1630097","title":"Fault models for embedded-DRAM macros","display_name":"Fault models for embedded-DRAM macros","publication_year":2009,"publication_date":"2009-07-26","ids":{"openalex":"https://openalex.org/W2106060433","doi":"https://doi.org/10.1145/1629911.1630097","mag":"2106060433"},"language":"en","primary_location":{"id":"doi:10.1145/1629911.1630097","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1629911.1630097","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 46th Annual Design Automation Conference","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5045156360","display_name":"Mango C.-T. Chao","orcid":"https://orcid.org/0000-0002-7299-9015"},"institutions":[{"id":"https://openalex.org/I148366613","display_name":"National Yang Ming Chiao Tung University","ror":"https://ror.org/00se2k293","country_code":"TW","type":"education","lineage":["https://openalex.org/I148366613"]}],"countries":["TW"],"is_corresponding":true,"raw_author_name":"Mango C.-T. Chao","raw_affiliation_strings":["National Chiao-Tung University, Hsinchu, Taiwan","Department of Electronics Engineering; National Chiao Tung University; Hsinchu Taiwan"],"affiliations":[{"raw_affiliation_string":"National Chiao-Tung University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I148366613"]},{"raw_affiliation_string":"Department of Electronics Engineering; National Chiao Tung University; Hsinchu Taiwan","institution_ids":["https://openalex.org/I148366613"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100642435","display_name":"Haoyu Yang","orcid":"https://orcid.org/0000-0002-4709-0061"},"institutions":[{"id":"https://openalex.org/I148366613","display_name":"National Yang Ming Chiao Tung University","ror":"https://ror.org/00se2k293","country_code":"TW","type":"education","lineage":["https://openalex.org/I148366613"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Hao-Yu Yang","raw_affiliation_strings":["National Chiao-Tung University, Hsinchu, Taiwan","Department of Electronics Engineering; National Chiao Tung University; Hsinchu Taiwan"],"affiliations":[{"raw_affiliation_string":"National Chiao-Tung University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I148366613"]},{"raw_affiliation_string":"Department of Electronics Engineering; National Chiao Tung University; Hsinchu Taiwan","institution_ids":["https://openalex.org/I148366613"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5051484648","display_name":"Rei-Fu Huang","orcid":null},"institutions":[{"id":"https://openalex.org/I173632517","display_name":"MediaTek (China)","ror":"https://ror.org/05xvgy636","country_code":"CN","type":"company","lineage":["https://openalex.org/I173632517","https://openalex.org/I4210148979"]},{"id":"https://openalex.org/I4210148979","display_name":"MediaTek (Taiwan)","ror":"https://ror.org/05g9jck81","country_code":"TW","type":"company","lineage":["https://openalex.org/I4210148979"]}],"countries":["CN","TW"],"is_corresponding":false,"raw_author_name":"Rei-Fu Huang","raw_affiliation_strings":["MediaTek Inc., Hsinchu, Taiwan",", Mediatek Inc., Hsinchu, Taiwan"],"affiliations":[{"raw_affiliation_string":"MediaTek Inc., Hsinchu, Taiwan","institution_ids":["https://openalex.org/I4210148979"]},{"raw_affiliation_string":", Mediatek Inc., Hsinchu, Taiwan","institution_ids":["https://openalex.org/I173632517"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5081673593","display_name":"Shih-Chin Lin","orcid":null},"institutions":[{"id":"https://openalex.org/I4210161555","display_name":"United Microelectronics (Taiwan)","ror":"https://ror.org/0580qje17","country_code":"TW","type":"company","lineage":["https://openalex.org/I4210161555"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Shih-Chin Lin","raw_affiliation_strings":["United Microelectronics Corporation, Hsinchu, Taiwan"],"affiliations":[{"raw_affiliation_string":"United Microelectronics Corporation, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I4210161555"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5075275148","display_name":"Ching-Yu Chin","orcid":null},"institutions":[{"id":"https://openalex.org/I148366613","display_name":"National Yang Ming Chiao Tung University","ror":"https://ror.org/00se2k293","country_code":"TW","type":"education","lineage":["https://openalex.org/I148366613"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Ching-Yu Chin","raw_affiliation_strings":["National Chiao-Tung University, Hsinchu, Taiwan","Department of Electronics Engineering; National Chiao Tung University; Hsinchu Taiwan"],"affiliations":[{"raw_affiliation_string":"National Chiao-Tung University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I148366613"]},{"raw_affiliation_string":"Department of Electronics Engineering; National Chiao Tung University; Hsinchu Taiwan","institution_ids":["https://openalex.org/I148366613"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5045156360"],"corresponding_institution_ids":["https://openalex.org/I148366613"],"apc_list":null,"apc_paid":null,"fwci":0.2638,"has_fulltext":false,"cited_by_count":14,"citation_normalized_percentile":{"value":0.57602368,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"714","last_page":"719"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.9458798170089722},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.8553463816642761},{"id":"https://openalex.org/keywords/macro","display_name":"Macro","score":0.69610196352005},{"id":"https://openalex.org/keywords/universal-memory","display_name":"Universal memory","score":0.6850079298019409},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6022212505340576},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5762320160865784},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.43523073196411133},{"id":"https://openalex.org/keywords/built-in-self-test","display_name":"Built-in self-test","score":0.42526745796203613},{"id":"https://openalex.org/keywords/reliability","display_name":"Reliability (semiconductor)","score":0.4249369502067566},{"id":"https://openalex.org/keywords/random-access-memory","display_name":"Random access memory","score":0.4114500880241394},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.2677380442619324},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2554107904434204},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.2013041377067566},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.12085920572280884},{"id":"https://openalex.org/keywords/interleaved-memory","display_name":"Interleaved memory","score":0.05840688943862915}],"concepts":[{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.9458798170089722},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.8553463816642761},{"id":"https://openalex.org/C166955791","wikidata":"https://www.wikidata.org/wiki/Q629579","display_name":"Macro","level":2,"score":0.69610196352005},{"id":"https://openalex.org/C195053848","wikidata":"https://www.wikidata.org/wiki/Q7894141","display_name":"Universal memory","level":5,"score":0.6850079298019409},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6022212505340576},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5762320160865784},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.43523073196411133},{"id":"https://openalex.org/C2780980493","wikidata":"https://www.wikidata.org/wiki/Q181142","display_name":"Built-in self-test","level":2,"score":0.42526745796203613},{"id":"https://openalex.org/C43214815","wikidata":"https://www.wikidata.org/wiki/Q7310987","display_name":"Reliability (semiconductor)","level":3,"score":0.4249369502067566},{"id":"https://openalex.org/C2994168587","wikidata":"https://www.wikidata.org/wiki/Q5295","display_name":"Random access memory","level":2,"score":0.4114500880241394},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.2677380442619324},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2554107904434204},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.2013041377067566},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.12085920572280884},{"id":"https://openalex.org/C63511323","wikidata":"https://www.wikidata.org/wiki/Q908936","display_name":"Interleaved memory","level":4,"score":0.05840688943862915},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1629911.1630097","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1629911.1630097","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 46th Annual Design Automation Conference","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Decent work and economic growth","id":"https://metadata.un.org/sdg/8","score":0.44999998807907104}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":26,"referenced_works":["https://openalex.org/W289624287","https://openalex.org/W1509465067","https://openalex.org/W1595937667","https://openalex.org/W1947113194","https://openalex.org/W2040381583","https://openalex.org/W2042350992","https://openalex.org/W2069406659","https://openalex.org/W2072772527","https://openalex.org/W2084429305","https://openalex.org/W2098355397","https://openalex.org/W2105490838","https://openalex.org/W2106935654","https://openalex.org/W2112794143","https://openalex.org/W2122473626","https://openalex.org/W2131862714","https://openalex.org/W2142661102","https://openalex.org/W2146707697","https://openalex.org/W2149617065","https://openalex.org/W2151824694","https://openalex.org/W2153397284","https://openalex.org/W2156748177","https://openalex.org/W2163518473","https://openalex.org/W2166754334","https://openalex.org/W2612090831","https://openalex.org/W4251008063","https://openalex.org/W6682459803"],"related_works":["https://openalex.org/W2094308961","https://openalex.org/W2582197177","https://openalex.org/W1974599144","https://openalex.org/W4386903460","https://openalex.org/W370196896","https://openalex.org/W2767807890","https://openalex.org/W2793465010","https://openalex.org/W2533585248","https://openalex.org/W3015923041","https://openalex.org/W2186356227"],"abstract_inverted_index":{"In":[0],"this":[1],"paper,":[2],"we":[3,56,71],"compare":[4],"embedded-DRAM":[5],"(eDRAM)":[6],"testing":[7,11,46],"to":[8],"both":[9],"SRAM":[10,24,32,45],"and":[12,35,63,82],"commodity-DRAM":[13],"testing,":[14],"since":[15],"an":[16,23,30],"eDRAM":[17],"macro":[18],"uses":[19],"DRAM":[20,53],"cells":[21],"with":[22],"interface.":[25],"We":[26],"first":[27],"start":[28],"from":[29],"standard":[31],"test":[33],"algorithm":[34],"discuss":[36,72],"the":[37,44,52,58,64],"faults":[38,62],"which":[39,66],"are":[40],"not":[41],"covered":[42],"in":[43,51],"but":[47],"should":[48],"be":[49],"considered":[50],"testing.":[54],"Then":[55],"study":[57],"behavior":[59],"of":[60],"those":[61],"tests":[65],"can":[67],"detect":[68],"them.":[69],"Also,":[70],"how":[73],"likely":[74],"each":[75],"modeled":[76],"fault":[77],"may":[78],"occur":[79],"on":[80],"eDRAMs":[81],"commodity":[83],"DRAMs,":[84],"respectively.":[85]},"counts_by_year":[{"year":2024,"cited_by_count":2},{"year":2019,"cited_by_count":2},{"year":2015,"cited_by_count":2},{"year":2014,"cited_by_count":4},{"year":2013,"cited_by_count":2},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}