{"id":"https://openalex.org/W2160231621","doi":"https://doi.org/10.1145/1629911.1630087","title":"A voltage-scalable &amp; process variation resilient hybrid SRAM architecture for MPEG-4 video processors","display_name":"A voltage-scalable &amp; process variation resilient hybrid SRAM architecture for MPEG-4 video processors","publication_year":2009,"publication_date":"2009-07-26","ids":{"openalex":"https://openalex.org/W2160231621","doi":"https://doi.org/10.1145/1629911.1630087","mag":"2160231621"},"language":"en","primary_location":{"id":"doi:10.1145/1629911.1630087","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1629911.1630087","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 46th Annual Design Automation Conference","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5045028723","display_name":"Ik\u2010Joon Chang","orcid":"https://orcid.org/0000-0002-8871-8695"},"institutions":[{"id":"https://openalex.org/I219193219","display_name":"Purdue University West Lafayette","ror":"https://ror.org/02dqehb95","country_code":"US","type":"education","lineage":["https://openalex.org/I219193219"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Ik Joon Chang","raw_affiliation_strings":["Purdue University, West Lafayette, IN"],"affiliations":[{"raw_affiliation_string":"Purdue University, West Lafayette, IN","institution_ids":["https://openalex.org/I219193219"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5106083836","display_name":"Debabrata Mohapatra","orcid":null},"institutions":[{"id":"https://openalex.org/I219193219","display_name":"Purdue University West Lafayette","ror":"https://ror.org/02dqehb95","country_code":"US","type":"education","lineage":["https://openalex.org/I219193219"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Debabrata Mohapatra","raw_affiliation_strings":["Purdue University, West Lafayette, IN"],"affiliations":[{"raw_affiliation_string":"Purdue University, West Lafayette, IN","institution_ids":["https://openalex.org/I219193219"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5031161187","display_name":"Kaushik Roy","orcid":"https://orcid.org/0009-0002-3375-2877"},"institutions":[{"id":"https://openalex.org/I219193219","display_name":"Purdue University West Lafayette","ror":"https://ror.org/02dqehb95","country_code":"US","type":"education","lineage":["https://openalex.org/I219193219"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Kaushik Roy","raw_affiliation_strings":["Purdue University, West Lafayette, IN"],"affiliations":[{"raw_affiliation_string":"Purdue University, West Lafayette, IN","institution_ids":["https://openalex.org/I219193219"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5045028723"],"corresponding_institution_ids":["https://openalex.org/I219193219"],"apc_list":null,"apc_paid":null,"fwci":3.5889,"has_fulltext":false,"cited_by_count":19,"citation_normalized_percentile":{"value":0.93166961,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"670","last_page":"675"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9970999956130981,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.8028761744499207},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.744641125202179},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.6553196310997009},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.6233327388763428},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.5342769622802734},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.44898584485054016},{"id":"https://openalex.org/keywords/mpeg-4","display_name":"MPEG-4","score":0.4410150945186615},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.43954506516456604},{"id":"https://openalex.org/keywords/process-variation","display_name":"Process variation","score":0.4325120449066162},{"id":"https://openalex.org/keywords/memory-architecture","display_name":"Memory architecture","score":0.4305351972579956},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3928512632846832},{"id":"https://openalex.org/keywords/real-time-computing","display_name":"Real-time computing","score":0.36765551567077637},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.344995379447937},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.33531516790390015},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.1630857288837433},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.11458683013916016}],"concepts":[{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.8028761744499207},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.744641125202179},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.6553196310997009},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.6233327388763428},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.5342769622802734},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.44898584485054016},{"id":"https://openalex.org/C97501218","wikidata":"https://www.wikidata.org/wiki/Q219763","display_name":"MPEG-4","level":3,"score":0.4410150945186615},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.43954506516456604},{"id":"https://openalex.org/C93389723","wikidata":"https://www.wikidata.org/wiki/Q7247313","display_name":"Process variation","level":3,"score":0.4325120449066162},{"id":"https://openalex.org/C2779602883","wikidata":"https://www.wikidata.org/wiki/Q15544750","display_name":"Memory architecture","level":2,"score":0.4305351972579956},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3928512632846832},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.36765551567077637},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.344995379447937},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.33531516790390015},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.1630857288837433},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.11458683013916016},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C179518139","wikidata":"https://www.wikidata.org/wiki/Q5140297","display_name":"Coding (social sciences)","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1629911.1630087","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1629911.1630087","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 46th Annual Design Automation Conference","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5600000023841858,"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W115216132","https://openalex.org/W1544057354","https://openalex.org/W1576703464","https://openalex.org/W2101003251","https://openalex.org/W2105175332","https://openalex.org/W2106778114","https://openalex.org/W2120864058","https://openalex.org/W2122497527","https://openalex.org/W2123009614","https://openalex.org/W2159089235","https://openalex.org/W2169093425","https://openalex.org/W2965375699","https://openalex.org/W3165844961","https://openalex.org/W4246493034","https://openalex.org/W6604762757"],"related_works":["https://openalex.org/W2119312496","https://openalex.org/W4247460323","https://openalex.org/W2537086382","https://openalex.org/W2107909712","https://openalex.org/W2153162275","https://openalex.org/W2079259690","https://openalex.org/W2108986771","https://openalex.org/W789543267","https://openalex.org/W2004965314","https://openalex.org/W2094295436"],"abstract_inverted_index":{"We":[0,76],"present":[1],"a":[2,34,78],"voltage-scalable":[3],"and":[4,44,181,190],"process-variation":[5],"resilient":[6],"memory":[7,36,114,165],"architecture,":[8],"suitable":[9],"for":[10,21],"MPEG-4":[11],"video":[12,74,150],"processors":[13],"such":[14],"that":[15,58],"power":[16,156],"dissipation":[17],"can":[18],"be":[19],"traded":[20],"graceful":[22],"degradation":[23,147,185],"in":[24,29,55,73,82,91,102,113,121,137,148,162,175],"\"quality\".":[25],"The":[26,48,130,178],"key":[27],"innovation":[28],"our":[30,52],"proposed":[31],"work":[32],"is":[33,39,63],"hybrid":[35,164],"array,":[37],"which":[38,83],"mixture":[40],"of":[41,51,70,110,158],"conventional":[42,103,170],"6T":[43,104,138,171],"8T":[45,93,122],"SRAM":[46,172],"bit-cells.":[47,105],"fundamental":[49],"premise":[50],"approach":[53],"lies":[54],"the":[56,84,96,116,145,163,169],"fact":[57],"human":[59],"visual":[60],"system":[61],"(HVS)":[62],"mostly":[64],"sensitive":[65],"to":[66,144,160,168],"higher":[67,85],"order":[68,86,98,133],"bits":[69,88,99],"luminance":[71],"pixels":[72],"data.":[75],"implemented":[77,174],"preferential":[79],"storage":[80],"policy":[81],"luma":[87,118,134],"are":[89,100],"stored":[90,101,120,136],"robust":[92],"bit-cells":[94],"while":[95],"lower":[97,132],"This":[106],"facilitates":[107],"aggressive":[108],"scaling":[109],"supply":[111],"voltage":[112,128],"as":[115],"important":[117],"bits,":[119,135],"bit-cells,":[123,139],"remain":[124],"relatively":[125],"unaffected":[126],"by":[127],"scaling.":[129],"not-so-important":[131],"if":[140],"affected,":[141],"contribute":[142],"insignificantly":[143],"overall":[146],"output":[149,183],"quality.":[151],"Simulation":[152],"results":[153],"show":[154],"average":[155],"savings":[157],"up":[159],"56%,":[161],"array":[166,173],"compared":[167],"65nm":[176],"CMOS.":[177],"area":[179],"overhead":[180],"maximum":[182],"quality":[184],"(PSNR)":[186],"incurred":[187],"were":[188],"11.5%":[189],"0.56":[191],"dB,":[192],"respectively.":[193]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2014,"cited_by_count":2},{"year":2013,"cited_by_count":2},{"year":2012,"cited_by_count":3}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}
