{"id":"https://openalex.org/W2114138625","doi":"https://doi.org/10.1145/1629911.1630068","title":"Serial reconfigurable mismatch-tolerant clock distribution","display_name":"Serial reconfigurable mismatch-tolerant clock distribution","publication_year":2009,"publication_date":"2009-07-26","ids":{"openalex":"https://openalex.org/W2114138625","doi":"https://doi.org/10.1145/1629911.1630068","mag":"2114138625"},"language":"en","primary_location":{"id":"doi:10.1145/1629911.1630068","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1629911.1630068","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 46th Annual Design Automation Conference","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5103540806","display_name":"Atanu Chattopadhyay","orcid":null},"institutions":[{"id":"https://openalex.org/I5023651","display_name":"McGill University","ror":"https://ror.org/01pxwe438","country_code":"CA","type":"education","lineage":["https://openalex.org/I5023651"]}],"countries":["CA"],"is_corresponding":true,"raw_author_name":"Atanu Chattopadhyay","raw_affiliation_strings":["McGill University, Montreal, Quebec, Canada","McGill University, Department of Electrical and Computer Engineering, 3480 University, Montreal, Quebec, Canada, H3A 2A7"],"affiliations":[{"raw_affiliation_string":"McGill University, Montreal, Quebec, Canada","institution_ids":["https://openalex.org/I5023651"]},{"raw_affiliation_string":"McGill University, Department of Electrical and Computer Engineering, 3480 University, Montreal, Quebec, Canada, H3A 2A7","institution_ids":["https://openalex.org/I5023651"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5062514163","display_name":"\u017deljko \u017dili\u0107","orcid":"https://orcid.org/0000-0002-6887-3911"},"institutions":[{"id":"https://openalex.org/I5023651","display_name":"McGill University","ror":"https://ror.org/01pxwe438","country_code":"CA","type":"education","lineage":["https://openalex.org/I5023651"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Zeljko Zilic","raw_affiliation_strings":["McGill University, Montreal, Quebec, Canada","McGill University, Department of Electrical and Computer Engineering, 3480 University, Montreal, Quebec, Canada, H3A 2A7"],"affiliations":[{"raw_affiliation_string":"McGill University, Montreal, Quebec, Canada","institution_ids":["https://openalex.org/I5023651"]},{"raw_affiliation_string":"McGill University, Department of Electrical and Computer Engineering, 3480 University, Montreal, Quebec, Canada, H3A 2A7","institution_ids":["https://openalex.org/I5023651"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5103540806"],"corresponding_institution_ids":["https://openalex.org/I5023651"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.1678233,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"611","last_page":"612"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/digital-clock-manager","display_name":"Digital clock manager","score":0.8395097255706787},{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.8083261251449585},{"id":"https://openalex.org/keywords/clock-domain-crossing","display_name":"Clock domain crossing","score":0.7826160788536072},{"id":"https://openalex.org/keywords/timing-failure","display_name":"Timing failure","score":0.7321317791938782},{"id":"https://openalex.org/keywords/cpu-multiplier","display_name":"CPU multiplier","score":0.7287763357162476},{"id":"https://openalex.org/keywords/clock-network","display_name":"Clock network","score":0.7089254856109619},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6490871906280518},{"id":"https://openalex.org/keywords/flexibility","display_name":"Flexibility (engineering)","score":0.5681041479110718},{"id":"https://openalex.org/keywords/skew","display_name":"Skew","score":0.5486801266670227},{"id":"https://openalex.org/keywords/modular-design","display_name":"Modular design","score":0.5486796498298645},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.48820143938064575},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.4544113874435425},{"id":"https://openalex.org/keywords/static-timing-analysis","display_name":"Static timing analysis","score":0.44523176550865173},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.43540021777153015},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.43485477566719055},{"id":"https://openalex.org/keywords/clock-gating","display_name":"Clock gating","score":0.4269825220108032},{"id":"https://openalex.org/keywords/debugging","display_name":"Debugging","score":0.4189111590385437},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.3256346881389618},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.07630947232246399},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.07375973463058472},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.06701734662055969}],"concepts":[{"id":"https://openalex.org/C113074038","wikidata":"https://www.wikidata.org/wiki/Q5276052","display_name":"Digital clock manager","level":5,"score":0.8395097255706787},{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.8083261251449585},{"id":"https://openalex.org/C127204226","wikidata":"https://www.wikidata.org/wiki/Q5134799","display_name":"Clock domain crossing","level":5,"score":0.7826160788536072},{"id":"https://openalex.org/C104654189","wikidata":"https://www.wikidata.org/wiki/Q7806740","display_name":"Timing failure","level":5,"score":0.7321317791938782},{"id":"https://openalex.org/C125576049","wikidata":"https://www.wikidata.org/wiki/Q2246273","display_name":"CPU multiplier","level":5,"score":0.7287763357162476},{"id":"https://openalex.org/C2778182565","wikidata":"https://www.wikidata.org/wiki/Q1752879","display_name":"Clock network","level":5,"score":0.7089254856109619},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6490871906280518},{"id":"https://openalex.org/C2780598303","wikidata":"https://www.wikidata.org/wiki/Q65921492","display_name":"Flexibility (engineering)","level":2,"score":0.5681041479110718},{"id":"https://openalex.org/C43711488","wikidata":"https://www.wikidata.org/wiki/Q7534783","display_name":"Skew","level":2,"score":0.5486801266670227},{"id":"https://openalex.org/C101468663","wikidata":"https://www.wikidata.org/wiki/Q1620158","display_name":"Modular design","level":2,"score":0.5486796498298645},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.48820143938064575},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.4544113874435425},{"id":"https://openalex.org/C93682380","wikidata":"https://www.wikidata.org/wiki/Q2025226","display_name":"Static timing analysis","level":2,"score":0.44523176550865173},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.43540021777153015},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.43485477566719055},{"id":"https://openalex.org/C22716491","wikidata":"https://www.wikidata.org/wiki/Q590170","display_name":"Clock gating","level":5,"score":0.4269825220108032},{"id":"https://openalex.org/C168065819","wikidata":"https://www.wikidata.org/wiki/Q845566","display_name":"Debugging","level":2,"score":0.4189111590385437},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.3256346881389618},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.07630947232246399},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.07375973463058472},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.06701734662055969},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1145/1629911.1630068","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1629911.1630068","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 46th Annual Design Automation Conference","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.567.7940","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.567.7940","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.iml.ece.mcgill.ca/people/professors/zilic/documents/ser_clock_waci.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.5,"display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W1490763633","https://openalex.org/W2079907178","https://openalex.org/W2109087835","https://openalex.org/W2114580425","https://openalex.org/W2119524512","https://openalex.org/W2140823559","https://openalex.org/W2149460125"],"related_works":["https://openalex.org/W2088914741","https://openalex.org/W4247180033","https://openalex.org/W2559451387","https://openalex.org/W2617666058","https://openalex.org/W2803012234","https://openalex.org/W2090213929","https://openalex.org/W2165139624","https://openalex.org/W3006003651","https://openalex.org/W2127892766","https://openalex.org/W2144282137"],"abstract_inverted_index":{"We":[0],"present":[1],"an":[2],"unconventional":[3],"clock":[4,18,37,43,60,69,75],"distribution":[5,38],"that":[6,29],"emphasizes":[7],"flexibility":[8],"and":[9,21,33,51,66],"layout":[10],"independence.":[11],"It":[12],"suits":[13],"a":[14,24],"variety":[15],"of":[16,68,73],"applications,":[17],"domain":[19],"shapes":[20],"sizes":[22],"using":[23],"modular":[25],"standard":[26],"cell":[27],"approach":[28],"compensates":[30],"intra-die":[31],"temperature":[32],"process":[34],"variances.":[35],"Our":[36],"provides":[39],"control":[40],"over":[41],"regional":[42],"skew,":[44],"permits":[45],"use":[46],"in":[47],"beneficial":[48],"skew":[49],"applications":[50],"facilitates":[52],"silicon-debug.":[53],"By":[54],"adding":[55],"routing":[56],"to":[57,85],"the":[58,74,86],"serial":[59],"network,":[61],"we":[62],"permit":[63],"post-silicon":[64],"resizing":[65],"reshaping":[67],"domains.":[70],"Defective":[71],"sections":[72],"network":[76],"can":[77],"be":[78],"bypassed,":[79],"providing":[80],"post":[81],"silicon":[82],"repair":[83],"capability":[84],"network.":[87]},"counts_by_year":[],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2025-10-10T00:00:00"}