{"id":"https://openalex.org/W2133034074","doi":"https://doi.org/10.1145/1629911.1630042","title":"Soft error optimization of standard cell circuits based on gate sizing and multi-objective genetic algorithm","display_name":"Soft error optimization of standard cell circuits based on gate sizing and multi-objective genetic algorithm","publication_year":2009,"publication_date":"2009-07-26","ids":{"openalex":"https://openalex.org/W2133034074","doi":"https://doi.org/10.1145/1629911.1630042","mag":"2133034074"},"language":"en","primary_location":{"id":"doi:10.1145/1629911.1630042","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1629911.1630042","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 46th Annual Design Automation Conference","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5043703962","display_name":"Weiguang Sheng","orcid":"https://orcid.org/0000-0002-7831-526X"},"institutions":[{"id":"https://openalex.org/I204983213","display_name":"Harbin Institute of Technology","ror":"https://ror.org/01yqg2h08","country_code":"CN","type":"education","lineage":["https://openalex.org/I204983213"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Weiguang Sheng","raw_affiliation_strings":["Harbin Institute of Technology, Harbin, China","Microelectronic Center, Harbin Institute of Technology, China"],"affiliations":[{"raw_affiliation_string":"Harbin Institute of Technology, Harbin, China","institution_ids":["https://openalex.org/I204983213"]},{"raw_affiliation_string":"Microelectronic Center, Harbin Institute of Technology, China","institution_ids":["https://openalex.org/I204983213"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100651217","display_name":"Liyi Xiao","orcid":null},"institutions":[{"id":"https://openalex.org/I204983213","display_name":"Harbin Institute of Technology","ror":"https://ror.org/01yqg2h08","country_code":"CN","type":"education","lineage":["https://openalex.org/I204983213"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Liyi Xiao","raw_affiliation_strings":["Harbin Institute of Technology, Harbin, China","Microelectronic Center, Harbin Institute of Technology, China"],"affiliations":[{"raw_affiliation_string":"Harbin Institute of Technology, Harbin, China","institution_ids":["https://openalex.org/I204983213"]},{"raw_affiliation_string":"Microelectronic Center, Harbin Institute of Technology, China","institution_ids":["https://openalex.org/I204983213"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5103236320","display_name":"Zhigang Mao","orcid":"https://orcid.org/0000-0001-9431-9853"},"institutions":[{"id":"https://openalex.org/I204983213","display_name":"Harbin Institute of Technology","ror":"https://ror.org/01yqg2h08","country_code":"CN","type":"education","lineage":["https://openalex.org/I204983213"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zhigang Mao","raw_affiliation_strings":["Harbin Institute of Technology, Harbin, China","Microelectronic Center, Harbin Institute of Technology, China"],"affiliations":[{"raw_affiliation_string":"Harbin Institute of Technology, Harbin, China","institution_ids":["https://openalex.org/I204983213"]},{"raw_affiliation_string":"Microelectronic Center, Harbin Institute of Technology, China","institution_ids":["https://openalex.org/I204983213"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5043703962"],"corresponding_institution_ids":["https://openalex.org/I204983213"],"apc_list":null,"apc_paid":null,"fwci":2.9908,"has_fulltext":false,"cited_by_count":31,"citation_normalized_percentile":{"value":0.91492473,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"502","last_page":"507"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.6554116010665894},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6380277872085571},{"id":"https://openalex.org/keywords/combinational-logic","display_name":"Combinational logic","score":0.6156523823738098},{"id":"https://openalex.org/keywords/genetic-algorithm","display_name":"Genetic algorithm","score":0.54891437292099},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.5488721132278442},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.5341383814811707},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.518399715423584},{"id":"https://openalex.org/keywords/soft-error","display_name":"Soft error","score":0.47587957978248596},{"id":"https://openalex.org/keywords/sizing","display_name":"Sizing","score":0.46140021085739136},{"id":"https://openalex.org/keywords/logic-optimization","display_name":"Logic optimization","score":0.4333542287349701},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.3959324359893799},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.35901427268981934},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.35477638244628906},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.15716883540153503}],"concepts":[{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.6554116010665894},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6380277872085571},{"id":"https://openalex.org/C81409106","wikidata":"https://www.wikidata.org/wiki/Q76505","display_name":"Combinational logic","level":3,"score":0.6156523823738098},{"id":"https://openalex.org/C8880873","wikidata":"https://www.wikidata.org/wiki/Q187787","display_name":"Genetic algorithm","level":2,"score":0.54891437292099},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.5488721132278442},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.5341383814811707},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.518399715423584},{"id":"https://openalex.org/C154474529","wikidata":"https://www.wikidata.org/wiki/Q1658917","display_name":"Soft error","level":2,"score":0.47587957978248596},{"id":"https://openalex.org/C2777767291","wikidata":"https://www.wikidata.org/wiki/Q1080291","display_name":"Sizing","level":2,"score":0.46140021085739136},{"id":"https://openalex.org/C28449271","wikidata":"https://www.wikidata.org/wiki/Q6667469","display_name":"Logic optimization","level":4,"score":0.4333542287349701},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.3959324359893799},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.35901427268981934},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.35477638244628906},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.15716883540153503},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C119857082","wikidata":"https://www.wikidata.org/wiki/Q2539","display_name":"Machine learning","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1629911.1630042","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1629911.1630042","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 46th Annual Design Automation Conference","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":27,"referenced_works":["https://openalex.org/W1891842933","https://openalex.org/W2012659341","https://openalex.org/W2033346530","https://openalex.org/W2044444099","https://openalex.org/W2071068906","https://openalex.org/W2096198922","https://openalex.org/W2096927458","https://openalex.org/W2098864349","https://openalex.org/W2099569658","https://openalex.org/W2100142058","https://openalex.org/W2104122494","https://openalex.org/W2105460788","https://openalex.org/W2107822077","https://openalex.org/W2112460143","https://openalex.org/W2119530531","https://openalex.org/W2120330712","https://openalex.org/W2123424800","https://openalex.org/W2126105956","https://openalex.org/W2140687305","https://openalex.org/W2142183404","https://openalex.org/W2142358791","https://openalex.org/W2146177147","https://openalex.org/W2162452642","https://openalex.org/W2180580882","https://openalex.org/W2996739384","https://openalex.org/W3149410719","https://openalex.org/W4301173492"],"related_works":["https://openalex.org/W1939541994","https://openalex.org/W818963952","https://openalex.org/W2018106661","https://openalex.org/W2039140951","https://openalex.org/W2072840391","https://openalex.org/W2107594749","https://openalex.org/W2157277696","https://openalex.org/W1591214607","https://openalex.org/W2146663621","https://openalex.org/W2125277664"],"abstract_inverted_index":{"A":[0],"radiation":[1],"harden":[2],"technique":[3,93,167],"based":[4],"on":[5,123],"gate":[6],"sizing":[7,66],"and":[8,31,41,52,78,125,178,181],"multi-objective":[9],"genetic":[10],"algorithm":[11,135,149],"(MOGA)":[12],"is":[13,73,94,168],"developed":[14,51],"to":[15,97,170,183],"optimize":[16,103],"the":[17,38,47,55,58,67,70,84,89,99,112,132,138,148,153,158,185],"soft":[18,188],"error":[19,26,189],"tolerance":[20,190],"of":[21,88,115,157,187],"standard":[22,127],"cell":[23],"circuits.":[24],"Soft":[25],"rate":[27],"(SER),":[28],"chip":[29],"area":[30,154,179],"longest":[32],"path":[33],"delay":[34,144,177],"are":[35,50,61],"selected":[36],"as":[37],"optimization":[39,134],"goals":[40,49,60],"fast":[42],"fitness":[43],"evaluation":[44],"algorithms":[45],"for":[46,155],"three":[48,59],"embedded":[53],"into":[54],"MOGA.":[56],"All":[57],"optimized":[62],"simultaneously":[63],"by":[64,80,162],"optimally":[65],"gates":[68],"in":[69,176,193],"circuit,":[71],"which":[72],"a":[74],"complex":[75],"NP-Complete":[76],"problem":[77],"resolved":[79],"MOGA":[81],"through":[82],"exploring":[83],"global":[85],"design":[86,186],"space":[87],"circuit.":[90,118],"Syntax":[91],"analysis":[92],"also":[95,111,151],"employed":[96],"make":[98],"proposed":[100,133,166],"framework":[101],"can":[102,136,150],"not":[104],"only":[105],"pure":[106],"combinational":[107,113],"logic":[108,117],"circuit":[109,159],"but":[110],"parts":[114],"sequential":[116],"Optimizing":[119],"experiments":[120],"carried":[121],"out":[122],"ISCAS'85":[124],"ISCAS'89":[126],"benchmark":[128],"circuits":[129,192],"show":[130],"that":[131],"decrease":[137],"SER":[139],"74.25%":[140],"with":[141],"very":[142],"limited":[143],"overhead":[145,180],"(0.28%).":[146],"Furthermore,":[147],"reduce":[152],"most":[156],"under":[160],"test":[161],"average":[163],"5.23%.":[164],"The":[165],"proved":[169],"be":[171],"better":[172],"than":[173],"other":[174],"works":[175],"suitable":[182],"direct":[184],"integrated":[191],"high":[194],"reliability":[195],"realms.":[196]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":3},{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":3},{"year":2015,"cited_by_count":2},{"year":2014,"cited_by_count":3},{"year":2013,"cited_by_count":3},{"year":2012,"cited_by_count":3}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}