{"id":"https://openalex.org/W2160181657","doi":"https://doi.org/10.1145/1629911.1630028","title":"Handling complexities in modern large-scale mixed-size placement","display_name":"Handling complexities in modern large-scale mixed-size placement","publication_year":2009,"publication_date":"2009-07-26","ids":{"openalex":"https://openalex.org/W2160181657","doi":"https://doi.org/10.1145/1629911.1630028","mag":"2160181657"},"language":"en","primary_location":{"id":"doi:10.1145/1629911.1630028","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1629911.1630028","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 46th Annual Design Automation Conference","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5110648655","display_name":"Jackey Z. Yan","orcid":null},"institutions":[{"id":"https://openalex.org/I173911158","display_name":"Iowa State University","ror":"https://ror.org/04rswrd78","country_code":"US","type":"education","lineage":["https://openalex.org/I173911158"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Jackey Z. Yan","raw_affiliation_strings":["Iowa State University, Ames, IA"],"affiliations":[{"raw_affiliation_string":"Iowa State University, Ames, IA","institution_ids":["https://openalex.org/I173911158"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5089395977","display_name":"V. Natarajan","orcid":null},"institutions":[{"id":"https://openalex.org/I173911158","display_name":"Iowa State University","ror":"https://ror.org/04rswrd78","country_code":"US","type":"education","lineage":["https://openalex.org/I173911158"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Natarajan Viswanathan","raw_affiliation_strings":["Iowa State University, Ames, IA"],"affiliations":[{"raw_affiliation_string":"Iowa State University, Ames, IA","institution_ids":["https://openalex.org/I173911158"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5101613339","display_name":"Chris Chu","orcid":"https://orcid.org/0000-0001-6073-1719"},"institutions":[{"id":"https://openalex.org/I173911158","display_name":"Iowa State University","ror":"https://ror.org/04rswrd78","country_code":"US","type":"education","lineage":["https://openalex.org/I173911158"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Chris Chu","raw_affiliation_strings":["Iowa State University, Ames, IA"],"affiliations":[{"raw_affiliation_string":"Iowa State University, Ames, IA","institution_ids":["https://openalex.org/I173911158"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5110648655"],"corresponding_institution_ids":["https://openalex.org/I173911158"],"apc_list":null,"apc_paid":null,"fwci":3.9626,"has_fulltext":false,"cited_by_count":53,"citation_normalized_percentile":{"value":0.93894367,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":94,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"436","last_page":"441"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9904000163078308,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11338","display_name":"Advancements in Photolithography Techniques","score":0.989799976348877,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/floorplan","display_name":"Floorplan","score":0.9088336825370789},{"id":"https://openalex.org/keywords/netlist","display_name":"Netlist","score":0.8179265260696411},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7499914765357971},{"id":"https://openalex.org/keywords/placement","display_name":"Placement","score":0.7483983039855957},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.5764050483703613},{"id":"https://openalex.org/keywords/macro","display_name":"Macro","score":0.5320727825164795},{"id":"https://openalex.org/keywords/block-size","display_name":"Block size","score":0.44586315751075745},{"id":"https://openalex.org/keywords/physical-design","display_name":"Physical design","score":0.4431694746017456},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4351688623428345},{"id":"https://openalex.org/keywords/integrated-circuit-layout","display_name":"Integrated circuit layout","score":0.43181347846984863},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.41872847080230713},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.3312697410583496},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.2641640305519104},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.16296404600143433},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.14994576573371887},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.1447426974773407},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.13260740041732788},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.09160307049751282}],"concepts":[{"id":"https://openalex.org/C130145326","wikidata":"https://www.wikidata.org/wiki/Q1553985","display_name":"Floorplan","level":2,"score":0.9088336825370789},{"id":"https://openalex.org/C177650935","wikidata":"https://www.wikidata.org/wiki/Q1760303","display_name":"Netlist","level":2,"score":0.8179265260696411},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7499914765357971},{"id":"https://openalex.org/C117690923","wikidata":"https://www.wikidata.org/wiki/Q1484784","display_name":"Placement","level":4,"score":0.7483983039855957},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.5764050483703613},{"id":"https://openalex.org/C166955791","wikidata":"https://www.wikidata.org/wiki/Q629579","display_name":"Macro","level":2,"score":0.5320727825164795},{"id":"https://openalex.org/C41431624","wikidata":"https://www.wikidata.org/wiki/Q1053357","display_name":"Block size","level":3,"score":0.44586315751075745},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.4431694746017456},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4351688623428345},{"id":"https://openalex.org/C2765594","wikidata":"https://www.wikidata.org/wiki/Q2624187","display_name":"Integrated circuit layout","level":3,"score":0.43181347846984863},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.41872847080230713},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3312697410583496},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.2641640305519104},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.16296404600143433},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.14994576573371887},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.1447426974773407},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.13260740041732788},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.09160307049751282},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1145/1629911.1630028","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1629911.1630028","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 46th Annual Design Automation Conference","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.382.9609","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.382.9609","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://home.eng.iastate.edu/~cnchu/pubs/c53.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Peace, Justice and strong institutions","score":0.6200000047683716,"id":"https://metadata.un.org/sdg/16"}],"awards":[{"id":"https://openalex.org/G6720081586","display_name":null,"funder_award_id":"CCF-0540998","funder_id":"https://openalex.org/F4320337387","funder_display_name":"Division of Computing and Communication Foundations"}],"funders":[{"id":"https://openalex.org/F4320337387","display_name":"Division of Computing and Communication Foundations","ror":"https://ror.org/01mng8331"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":20,"referenced_works":["https://openalex.org/W1525696892","https://openalex.org/W1973505932","https://openalex.org/W1976505060","https://openalex.org/W2002525234","https://openalex.org/W2003145440","https://openalex.org/W2010879706","https://openalex.org/W2012443593","https://openalex.org/W2058407220","https://openalex.org/W2080409033","https://openalex.org/W2103833707","https://openalex.org/W2114136290","https://openalex.org/W2114796612","https://openalex.org/W2120266641","https://openalex.org/W2132915653","https://openalex.org/W2141746747","https://openalex.org/W2147899388","https://openalex.org/W2148777220","https://openalex.org/W2151997136","https://openalex.org/W2162877164","https://openalex.org/W2165419774"],"related_works":["https://openalex.org/W4211105560","https://openalex.org/W2001838379","https://openalex.org/W4230348337","https://openalex.org/W1974073956","https://openalex.org/W2045697850","https://openalex.org/W2152053859","https://openalex.org/W1518650219","https://openalex.org/W3197841175","https://openalex.org/W2070917568","https://openalex.org/W2163932442"],"abstract_inverted_index":{"In":[0],"this":[1,151],"paper,":[2],"we":[3,154],"propose":[4],"an":[5],"effective":[6],"algorithm":[7],"flow":[8,32],"to":[9,18,21,64,79,125],"handle":[10,126],"large-scale":[11],"mixed-size":[12,179,187,192],"placement.":[13],"The":[14,31,38,56],"basic":[15],"idea":[16],"is":[17,50,77],"use":[19],"floorplanning":[20,97],"guide":[22],"the":[23,28,41,53,61,67,81,92,100,148,165,175,182,204],"placement":[24,76,90,139,169],"of":[25,34,88,150,177],"objects":[26,39,131],"at":[27,91],"global":[29,93],"level.":[30],"consists":[33],"four":[35],"steps:":[36],"1)":[37],"in":[40,132],"original":[42],"netlist":[43],"are":[44,58,85],"clustered":[45],"into":[46],"blocks;":[47,54],"2)":[48],"Floorplanning":[49],"performed":[51],"on":[52,141,212],"3)":[55],"blocks":[57],"shifted":[59],"within":[60],"chip":[62],"region":[63],"further":[65],"optimize":[66],"wirelength;":[68],"4)":[69],"With":[70],"big":[71],"macro":[72,196],"locations":[73],"fixed,":[74],"incremental":[75],"applied":[78],"place":[80],"remaining":[82],"objects.":[83],"There":[84],"several":[86],"advantages":[87],"handling":[89],"level":[94],"with":[95,190],"a":[96,133,156],"technique.":[98],"First,":[99],"problem":[101],"size":[102],"can":[103,110,117,143,172],"be":[104,111,118,144],"significantly":[105],"reduced.":[106],"Second,":[107],"exact":[108],"HPWL":[109],"minimized.":[112],"Third,":[113],"precise":[114],"object":[115],"distribution":[116],"achieved":[119],"so":[120],"that":[121,201],"legalization":[122],"only":[123],"needs":[124],"minor":[127],"overlaps":[128],"among":[129],"small":[130],"block.":[134],"Fourth,":[135],"rotation":[136],"and":[137,181,194,207],"various":[138],"constraints":[140],"macros":[142],"handled.":[145],"To":[146],"demonstrate":[147],"effectiveness":[149],"new":[152],"flow,":[153],"implement":[155],"high-quality":[157],"floorplan-guided":[158],"placer":[159],"called":[160],"FLOP.":[161],"We":[162],"also":[163],"construct":[164],"Modern":[166],"Mixed-Size":[167],"(MMS)":[168],"benchmarks":[170],"which":[171],"effectively":[173],"represent":[174],"complexities":[176],"modern":[178,186],"designs":[180],"challenges":[183],"faced":[184],"by":[185],"placers.":[188],"Compared":[189],"state-of-the-art":[191],"placers":[193],"leading":[195],"placers,":[197],"experimental":[198],"results":[199],"show":[200],"FLOP":[202],"achieves":[203],"best":[205],"wirelength,":[206],"easily":[208],"obtains":[209],"legal":[210],"solutions":[211],"all":[213],"circuits.":[214]},"counts_by_year":[{"year":2025,"cited_by_count":3},{"year":2024,"cited_by_count":3},{"year":2023,"cited_by_count":3},{"year":2022,"cited_by_count":4},{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":3},{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":5},{"year":2016,"cited_by_count":3},{"year":2015,"cited_by_count":4},{"year":2014,"cited_by_count":4},{"year":2013,"cited_by_count":2},{"year":2012,"cited_by_count":6}],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2025-10-10T00:00:00"}