{"id":"https://openalex.org/W2103105127","doi":"https://doi.org/10.1145/1629911.1630015","title":"Timing-driven optimization using lookahead logic circuits","display_name":"Timing-driven optimization using lookahead logic circuits","publication_year":2009,"publication_date":"2009-07-26","ids":{"openalex":"https://openalex.org/W2103105127","doi":"https://doi.org/10.1145/1629911.1630015","mag":"2103105127"},"language":"en","primary_location":{"id":"doi:10.1145/1629911.1630015","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1629911.1630015","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 46th Annual Design Automation Conference","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5059471428","display_name":"Mihir Choudhury","orcid":null},"institutions":[{"id":"https://openalex.org/I74775410","display_name":"Rice University","ror":"https://ror.org/008zs3103","country_code":"US","type":"education","lineage":["https://openalex.org/I74775410"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Mihir Choudhury","raw_affiliation_strings":["Rice University, Houston","Department of Electrical and Computer Engineering, Rice, University, Houston, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Rice University, Houston","institution_ids":["https://openalex.org/I74775410"]},{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Rice, University, Houston, USA","institution_ids":["https://openalex.org/I74775410"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5021693439","display_name":"Kartik Mohanram","orcid":null},"institutions":[{"id":"https://openalex.org/I74775410","display_name":"Rice University","ror":"https://ror.org/008zs3103","country_code":"US","type":"education","lineage":["https://openalex.org/I74775410"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Kartik Mohanram","raw_affiliation_strings":["Rice University, Houston","Department of Electrical and Computer Engineering, Rice, University, Houston, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Rice University, Houston","institution_ids":["https://openalex.org/I74775410"]},{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Rice, University, Houston, USA","institution_ids":["https://openalex.org/I74775410"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I74775410"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"390","last_page":"395"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/logic-optimization","display_name":"Logic optimization","score":0.7325720191001892},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6739949584007263},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.6431949138641357},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.5970355868339539},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5755782127380371},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.5412250757217407},{"id":"https://openalex.org/keywords/boolean-function","display_name":"Boolean function","score":0.5304956436157227},{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.4893145263195038},{"id":"https://openalex.org/keywords/boolean-circuit","display_name":"Boolean circuit","score":0.475655734539032},{"id":"https://openalex.org/keywords/asynchronous-circuit","display_name":"Asynchronous circuit","score":0.4401947557926178},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.42701050639152527},{"id":"https://openalex.org/keywords/combinational-logic","display_name":"Combinational logic","score":0.4267445206642151},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.42579877376556396},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3723953366279602},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.08045938611030579},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.07596608996391296}],"concepts":[{"id":"https://openalex.org/C28449271","wikidata":"https://www.wikidata.org/wiki/Q6667469","display_name":"Logic optimization","level":4,"score":0.7325720191001892},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6739949584007263},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.6431949138641357},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.5970355868339539},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5755782127380371},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.5412250757217407},{"id":"https://openalex.org/C187455244","wikidata":"https://www.wikidata.org/wiki/Q942353","display_name":"Boolean function","level":2,"score":0.5304956436157227},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.4893145263195038},{"id":"https://openalex.org/C141796577","wikidata":"https://www.wikidata.org/wiki/Q837479","display_name":"Boolean circuit","level":3,"score":0.475655734539032},{"id":"https://openalex.org/C87695204","wikidata":"https://www.wikidata.org/wiki/Q629971","display_name":"Asynchronous circuit","level":5,"score":0.4401947557926178},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.42701050639152527},{"id":"https://openalex.org/C81409106","wikidata":"https://www.wikidata.org/wiki/Q76505","display_name":"Combinational logic","level":3,"score":0.4267445206642151},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.42579877376556396},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3723953366279602},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.08045938611030579},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.07596608996391296},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1145/1629911.1630015","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1629911.1630015","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 46th Annual Design Automation Conference","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.156.127","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.156.127","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.ece.rice.edu/~kmram/publications/PID897887.pdf","raw_type":"text"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.381.2330","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.381.2330","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.ece.rice.edu/~kmram/publications/dac09UR.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.5899999737739563,"display_name":"Industry, innovation and infrastructure"}],"awards":[{"id":"https://openalex.org/G8545454642","display_name":null,"funder_award_id":"CCF-0746850","funder_id":"https://openalex.org/F4320337387","funder_display_name":"Division of Computing and Communication Foundations"}],"funders":[{"id":"https://openalex.org/F4320337387","display_name":"Division of Computing and Communication Foundations","ror":"https://ror.org/01mng8331"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":23,"referenced_works":["https://openalex.org/W1508185798","https://openalex.org/W1511688816","https://openalex.org/W1548459443","https://openalex.org/W1578592046","https://openalex.org/W1579467465","https://openalex.org/W1967845326","https://openalex.org/W1995135231","https://openalex.org/W2093675663","https://openalex.org/W2097755092","https://openalex.org/W2098022237","https://openalex.org/W2110722301","https://openalex.org/W2114242761","https://openalex.org/W2119708813","https://openalex.org/W2124786832","https://openalex.org/W2129183345","https://openalex.org/W2143462372","https://openalex.org/W2147774239","https://openalex.org/W2150813825","https://openalex.org/W2156628821","https://openalex.org/W2164832473","https://openalex.org/W2169281837","https://openalex.org/W2540953176","https://openalex.org/W6673962418"],"related_works":["https://openalex.org/W2107594749","https://openalex.org/W2169337913","https://openalex.org/W2146663621","https://openalex.org/W2125277664","https://openalex.org/W2373127312","https://openalex.org/W2941066708","https://openalex.org/W2179451952","https://openalex.org/W4240821575","https://openalex.org/W2356140560","https://openalex.org/W4242010157"],"abstract_inverted_index":{"This":[0],"paper":[1],"describes":[2],"a":[3],"function-based":[4,72],"timing-driven":[5,73],"optimization":[6,26,74],"technique":[7,87,105],"for":[8],"the":[9,17,23,35,39,56,60,63,67,79,85,89,92,98,103,107,116,130],"synthesis":[10,77],"of":[11,19,59,66,78,109,115,133],"multi-level":[12],"logic":[13,43,68,110],"circuits.":[14],"Motivated":[15],"by":[16,47,119],"principles":[18],"parallel":[20],"prefix":[21],"computation,":[22],"proposed":[24,86,104],"timingdriven":[25],"produces":[27],"circuits":[28,44],"with":[29],"\u201clookahead":[30],"\u201d":[31],"properties":[32],"due":[33],"to":[34,54],"inherent":[36],"parallelism":[37],"among":[38],"synthesized":[40,46,99],"sub-circuits.":[41],"Lookahead":[42],"are":[45],"using":[48],"global":[49],"critical":[50],"path":[51],"sensitization":[52],"information":[53],"reduce":[55],"Boolean":[57],"functions":[58,81],"nodes":[61],"in":[62,97],"technology-independent":[64],"representation":[65],"circuit.":[69,100],"Unlike":[70],"prior":[71],"techniques,":[75],"where":[76],"decomposition":[80,93],"is":[82,95],"potentially":[83],"expensive,":[84],"has":[88],"advantage":[90],"that":[91],"function":[94],"embedded":[96],"On":[101],"average,":[102],"reduces":[106],"number":[108],"levels":[111],"(the":[112],"mapped":[113],"delay)":[114],"final":[117],"circuit":[118],"40%,":[120],"56%,":[121],"and":[122,127,136],"22%":[123],"(21%,":[124],"56":[125],"%":[126],"10%)":[128],"over":[129],"best":[131],"results":[132],"SIS,":[134],"ABC,":[135],"Synopsys":[137],"DC,":[138],"respectively.":[139],"1.":[140]},"counts_by_year":[{"year":2013,"cited_by_count":2}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}