{"id":"https://openalex.org/W2116696577","doi":"https://doi.org/10.1145/1629911.1629975","title":"Trace-driven workload simulation method for Multiprocessor System-On-Chips","display_name":"Trace-driven workload simulation method for Multiprocessor System-On-Chips","publication_year":2009,"publication_date":"2009-07-26","ids":{"openalex":"https://openalex.org/W2116696577","doi":"https://doi.org/10.1145/1629911.1629975","mag":"2116696577"},"language":"en","primary_location":{"id":"doi:10.1145/1629911.1629975","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1629911.1629975","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 46th Annual Design Automation Conference","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101552752","display_name":"Tsuyoshi Isshiki","orcid":"https://orcid.org/0009-0003-2034-1742"},"institutions":[{"id":"https://openalex.org/I114531698","display_name":"Tokyo Institute of Technology","ror":"https://ror.org/0112mx960","country_code":"JP","type":"education","lineage":["https://openalex.org/I114531698"]}],"countries":["JP"],"is_corresponding":true,"raw_author_name":"Tsuyoshi Isshiki","raw_affiliation_strings":["Tokyo Institute of Technology, Tokyo, Japan","Dept. Communications and Integrated Systems, Tokyo Institute of Technology, JAPAN"],"affiliations":[{"raw_affiliation_string":"Tokyo Institute of Technology, Tokyo, Japan","institution_ids":["https://openalex.org/I114531698"]},{"raw_affiliation_string":"Dept. Communications and Integrated Systems, Tokyo Institute of Technology, JAPAN","institution_ids":["https://openalex.org/I114531698"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5083287048","display_name":"Dongju Li","orcid":"https://orcid.org/0000-0001-8682-8025"},"institutions":[{"id":"https://openalex.org/I114531698","display_name":"Tokyo Institute of Technology","ror":"https://ror.org/0112mx960","country_code":"JP","type":"education","lineage":["https://openalex.org/I114531698"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Dongju Li","raw_affiliation_strings":["Tokyo Institute of Technology, Tokyo, Japan","Dept. Communications and Integrated Systems, Tokyo Institute of Technology, JAPAN"],"affiliations":[{"raw_affiliation_string":"Tokyo Institute of Technology, Tokyo, Japan","institution_ids":["https://openalex.org/I114531698"]},{"raw_affiliation_string":"Dept. Communications and Integrated Systems, Tokyo Institute of Technology, JAPAN","institution_ids":["https://openalex.org/I114531698"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5051249525","display_name":"Hiroaki Kunieda","orcid":null},"institutions":[{"id":"https://openalex.org/I114531698","display_name":"Tokyo Institute of Technology","ror":"https://ror.org/0112mx960","country_code":"JP","type":"education","lineage":["https://openalex.org/I114531698"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Hiroaki Kunieda","raw_affiliation_strings":["Tokyo Institute of Technology, Tokyo, Japan","Dept. Communications and Integrated Systems, Tokyo Institute of Technology, JAPAN"],"affiliations":[{"raw_affiliation_string":"Tokyo Institute of Technology, Tokyo, Japan","institution_ids":["https://openalex.org/I114531698"]},{"raw_affiliation_string":"Dept. Communications and Integrated Systems, Tokyo Institute of Technology, JAPAN","institution_ids":["https://openalex.org/I114531698"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5006437048","display_name":"Toshio Isomura","orcid":null},"institutions":[{"id":"https://openalex.org/I4210137853","display_name":"Toyota Motor Corporation (Japan)","ror":"https://ror.org/02zqm6r10","country_code":"JP","type":"company","lineage":["https://openalex.org/I4210125472","https://openalex.org/I4210137853"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Toshio Isomura","raw_affiliation_strings":["Toyota Motor Corporation, Toyota, Japan","BR Automotive Software Engineering Dept., TOYOTA MOTOR CORPORATION, Japan"],"affiliations":[{"raw_affiliation_string":"Toyota Motor Corporation, Toyota, Japan","institution_ids":["https://openalex.org/I4210137853"]},{"raw_affiliation_string":"BR Automotive Software Engineering Dept., TOYOTA MOTOR CORPORATION, Japan","institution_ids":["https://openalex.org/I4210137853"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5081106367","display_name":"Kazuo Satou","orcid":null},"institutions":[{"id":"https://openalex.org/I4210137853","display_name":"Toyota Motor Corporation (Japan)","ror":"https://ror.org/02zqm6r10","country_code":"JP","type":"company","lineage":["https://openalex.org/I4210125472","https://openalex.org/I4210137853"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Kazuo Satou","raw_affiliation_strings":["Toyota Motor Corporation, Toyota, Japan","BR Automotive Software Engineering Dept., TOYOTA MOTOR CORPORATION, Japan"],"affiliations":[{"raw_affiliation_string":"Toyota Motor Corporation, Toyota, Japan","institution_ids":["https://openalex.org/I4210137853"]},{"raw_affiliation_string":"BR Automotive Software Engineering Dept., TOYOTA MOTOR CORPORATION, Japan","institution_ids":["https://openalex.org/I4210137853"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5101552752"],"corresponding_institution_ids":["https://openalex.org/I114531698"],"apc_list":null,"apc_paid":null,"fwci":2.9454,"has_fulltext":false,"cited_by_count":20,"citation_normalized_percentile":{"value":0.91609119,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"232","last_page":"237"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/multiprocessing","display_name":"Multiprocessing","score":0.7927871942520142},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7907740473747253},{"id":"https://openalex.org/keywords/workload","display_name":"Workload","score":0.7879267334938049},{"id":"https://openalex.org/keywords/trace","display_name":"TRACE (psycholinguistics)","score":0.7849713563919067},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.6499710083007812},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.46316608786582947},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.40042489767074585},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.32427385449409485}],"concepts":[{"id":"https://openalex.org/C4822641","wikidata":"https://www.wikidata.org/wiki/Q846651","display_name":"Multiprocessing","level":2,"score":0.7927871942520142},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7907740473747253},{"id":"https://openalex.org/C2778476105","wikidata":"https://www.wikidata.org/wiki/Q628539","display_name":"Workload","level":2,"score":0.7879267334938049},{"id":"https://openalex.org/C75291252","wikidata":"https://www.wikidata.org/wiki/Q1315756","display_name":"TRACE (psycholinguistics)","level":2,"score":0.7849713563919067},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6499710083007812},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.46316608786582947},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.40042489767074585},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.32427385449409485},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0},{"id":"https://openalex.org/C41895202","wikidata":"https://www.wikidata.org/wiki/Q8162","display_name":"Linguistics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1629911.1629975","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1629911.1629975","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 46th Annual Design Automation Conference","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":19,"referenced_works":["https://openalex.org/W1703797906","https://openalex.org/W2000794171","https://openalex.org/W2007845800","https://openalex.org/W2041333386","https://openalex.org/W2096258337","https://openalex.org/W2097387925","https://openalex.org/W2108347055","https://openalex.org/W2119327381","https://openalex.org/W2121342077","https://openalex.org/W2131493012","https://openalex.org/W2131793732","https://openalex.org/W2137989661","https://openalex.org/W2140763203","https://openalex.org/W2141711229","https://openalex.org/W2143054022","https://openalex.org/W2149779513","https://openalex.org/W2153456949","https://openalex.org/W2155867784","https://openalex.org/W2158924248"],"related_works":["https://openalex.org/W1490755658","https://openalex.org/W1980880150","https://openalex.org/W325986762","https://openalex.org/W2092845486","https://openalex.org/W1809394610","https://openalex.org/W2123607806","https://openalex.org/W2159088946","https://openalex.org/W2509294597","https://openalex.org/W2148915962","https://openalex.org/W4237297230"],"abstract_inverted_index":{"While":[0],"Multiprocessor":[1],"System-On-Chips":[2],"(MPSoCs)":[3],"are":[4],"becoming":[5],"widely":[6],"adopted":[7],"in":[8,55],"embedded":[9],"systems,":[10],"there":[11],"is":[12],"a":[13,33,69],"strong":[14],"need":[15],"for":[16,36],"methodologies":[17],"that":[18,64],"quickly":[19],"and":[20,93],"accurately":[21,37],"estimate":[22],"performance":[23],"of":[24,42,58,72],"such":[25],"complex":[26],"systems.":[27],"In":[28],"this":[29],"paper,":[30],"we":[31],"present":[32],"novel":[34],"method":[35,67,81],"estimating":[38],"the":[39,56,65,77],"cycle":[40,85],"counts":[41],"parameterized":[43],"MPSoC":[44],"architectures":[45],"through":[46],"workload":[47],"simulation":[48],"driven":[49],"by":[50],"program":[51],"execution":[52],"traces":[53],"encoded":[54],"form":[57],"branch":[59],"bitstreams.":[60],"Experimental":[61],"results":[62],"show":[63],"proposed":[66],"delivers":[68],"speedup":[70],"factor":[71],"70.15":[73],"to":[74],"238.58":[75],"against":[76],"instruction-set":[78],"simulator":[79],"based":[80],"while":[82],"achieving":[83],"high":[84],"accuracy":[86],"whose":[87],"estimation":[88],"error":[89],"ranges":[90],"between":[91],"0.016%":[92],"0.459%.":[94]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2017,"cited_by_count":2},{"year":2016,"cited_by_count":2},{"year":2015,"cited_by_count":3},{"year":2014,"cited_by_count":1},{"year":2012,"cited_by_count":3}],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}