{"id":"https://openalex.org/W2154169726","doi":"https://doi.org/10.1145/1629911.1629926","title":"Optimizing throughput of power- and thermal-constrained multicore processors using DVFS and per-core power-gating","display_name":"Optimizing throughput of power- and thermal-constrained multicore processors using DVFS and per-core power-gating","publication_year":2009,"publication_date":"2009-07-26","ids":{"openalex":"https://openalex.org/W2154169726","doi":"https://doi.org/10.1145/1629911.1629926","mag":"2154169726"},"language":"en","primary_location":{"id":"doi:10.1145/1629911.1629926","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1629911.1629926","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 46th Annual Design Automation Conference","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5035555716","display_name":"Jungseob Lee","orcid":"https://orcid.org/0000-0002-9431-6342"},"institutions":[{"id":"https://openalex.org/I135310074","display_name":"University of Wisconsin\u2013Madison","ror":"https://ror.org/01y2jtd41","country_code":"US","type":"education","lineage":["https://openalex.org/I135310074"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Jungseob Lee","raw_affiliation_strings":["University of Wisconsin - Madison, WI"],"affiliations":[{"raw_affiliation_string":"University of Wisconsin - Madison, WI","institution_ids":["https://openalex.org/I135310074"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5037648751","display_name":"Nam Sung Kim","orcid":"https://orcid.org/0000-0002-0442-5634"},"institutions":[{"id":"https://openalex.org/I135310074","display_name":"University of Wisconsin\u2013Madison","ror":"https://ror.org/01y2jtd41","country_code":"US","type":"education","lineage":["https://openalex.org/I135310074"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Nam Sung Kim","raw_affiliation_strings":["University of Wisconsin - Madison, WI"],"affiliations":[{"raw_affiliation_string":"University of Wisconsin - Madison, WI","institution_ids":["https://openalex.org/I135310074"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5035555716"],"corresponding_institution_ids":["https://openalex.org/I135310074"],"apc_list":null,"apc_paid":null,"fwci":5.8041,"has_fulltext":false,"cited_by_count":78,"citation_normalized_percentile":{"value":0.96615688,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"47","last_page":"50"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/frequency-scaling","display_name":"Frequency scaling","score":0.8575605154037476},{"id":"https://openalex.org/keywords/power-gating","display_name":"Power gating","score":0.802026093006134},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.7944520711898804},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5971323847770691},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.5676838159561157},{"id":"https://openalex.org/keywords/exploit","display_name":"Exploit","score":0.5070250034332275},{"id":"https://openalex.org/keywords/single-core","display_name":"Single-core","score":0.4752906560897827},{"id":"https://openalex.org/keywords/dynamic-demand","display_name":"Dynamic demand","score":0.4456944465637207},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.43314090371131897},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3810997009277344},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.3755570650100708},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.3669237494468689},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.30869391560554504},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.2266961932182312},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1960706114768982},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.11419907212257385},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.07238763570785522}],"concepts":[{"id":"https://openalex.org/C157742956","wikidata":"https://www.wikidata.org/wiki/Q3237776","display_name":"Frequency scaling","level":3,"score":0.8575605154037476},{"id":"https://openalex.org/C2780700455","wikidata":"https://www.wikidata.org/wiki/Q7236515","display_name":"Power gating","level":4,"score":0.802026093006134},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.7944520711898804},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5971323847770691},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.5676838159561157},{"id":"https://openalex.org/C165696696","wikidata":"https://www.wikidata.org/wiki/Q11287","display_name":"Exploit","level":2,"score":0.5070250034332275},{"id":"https://openalex.org/C2780365336","wikidata":"https://www.wikidata.org/wiki/Q25047934","display_name":"Single-core","level":2,"score":0.4752906560897827},{"id":"https://openalex.org/C45872418","wikidata":"https://www.wikidata.org/wiki/Q5318966","display_name":"Dynamic demand","level":3,"score":0.4456944465637207},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.43314090371131897},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3810997009277344},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.3755570650100708},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.3669237494468689},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.30869391560554504},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2266961932182312},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1960706114768982},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.11419907212257385},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.07238763570785522},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1629911.1629926","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1629911.1629926","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 46th Annual Design Automation Conference","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8700000047683716,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W1969008267","https://openalex.org/W1995516682","https://openalex.org/W2033443176","https://openalex.org/W2079942837","https://openalex.org/W2099714261","https://openalex.org/W2101554015","https://openalex.org/W2146159705","https://openalex.org/W2150526221","https://openalex.org/W2170509664"],"related_works":["https://openalex.org/W2972036948","https://openalex.org/W2332054630","https://openalex.org/W2590100594","https://openalex.org/W2475077126","https://openalex.org/W3009963418","https://openalex.org/W2151223307","https://openalex.org/W2154351074","https://openalex.org/W2023400509","https://openalex.org/W2154169726","https://openalex.org/W2002388613"],"abstract_inverted_index":{"Process":[0],"variability":[1],"from":[2,138],"a":[3,25,31,50,63,71,91,156,184,214,229],"range":[4],"of":[5,36,49,70,102,123,166,183,201,228],"sources":[6],"is":[7,52],"growing":[8],"as":[9],"technology":[10,159],"scales":[11],"below":[12],"65nm,":[13],"resulting":[14],"in":[15,62,90,213],"increasingly":[16],"nonuniform":[17],"transistor":[18],"delay":[19],"and":[20,27,44,107,110,115,135,169,175,195],"leakage":[21,210],"power":[22,47,105],"both":[23],"within":[24,172],"die":[26],"across":[28],"dies.":[29],"As":[30],"result,":[32],"the":[33,40,45,68,99,121,124,164,181,199,226],"negative":[34],"impact":[35,101,200],"process":[37,203],"variations":[38,204,212,224],"on":[39],"maximum":[41],"operating":[42,147,170],"frequency":[43,111,148,171,208,223],"total":[46],"consumption":[48],"processor":[51,72,186,231],"expected":[53],"to":[54,86,113,145,197,206],"worsen.":[55],"Meanwhile,":[56],"manufacturers":[57],"have":[58,82],"integrated":[59],"more":[60],"cores":[61,89,144,168],"single":[64],"die,":[65],"substantially":[66],"improving":[67],"throughput":[69,100,122,182,193,227],"running":[73,127],"highly-parallel":[74],"applications.":[75],"However,":[76],"many":[77],"existing":[78],"applications":[79,128],"do":[80],"not":[81],"high":[83],"enough":[84],"parallelism":[85],"exploit":[87,133],"multiple":[88],"die.":[92],"In":[93],"this":[94],"paper,":[95],"first,":[96],"we":[97,132,190],"analyze":[98],"applying":[103],"per-core":[104],"gating":[106],"dynamic":[108],"voltage":[109,151,177],"scaling":[112,178],"power-":[114,134],"thermal-constrained":[116],"multicore":[117,125,215],"processors.":[118],"To":[119],"optimize":[120],"processors":[126],"with":[129],"limited":[130],"parallelism,":[131],"thermal-headroom":[136],"resulted":[137],"power-gated":[139],"idle":[140],"cores,":[141],"allowing":[142],"active":[143,167],"increase":[146],"through":[149],"supply":[150,176],"scaling.":[152],"Our":[153,217],"analysis":[154,194,218],"using":[155],"32nm":[157],"predictive":[158],"model":[160],"shows":[161,219],"that":[162,220],"optimizing":[163],"number":[165],"power,":[173],"thermal,":[174],"limits":[179],"improves":[180,225],"16-core":[185,230],"by":[187,232],"~16%.":[188],"Furthermore,":[189],"extend":[191],"our":[192],"optimization":[196],"consider":[198],"within-die":[202],"leading":[205],"core-to-core":[207,222],"(and":[209],"power)":[211],"processor.":[216],"exploiting":[221],"~75%.":[233]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":2},{"year":2018,"cited_by_count":5},{"year":2017,"cited_by_count":6},{"year":2016,"cited_by_count":9},{"year":2015,"cited_by_count":10},{"year":2014,"cited_by_count":11},{"year":2013,"cited_by_count":8},{"year":2012,"cited_by_count":6}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}