{"id":"https://openalex.org/W2135856243","doi":"https://doi.org/10.1145/1629911.1629921","title":"A false-path aware formal static timing analyzer considering simultaneous input transitions","display_name":"A false-path aware formal static timing analyzer considering simultaneous input transitions","publication_year":2009,"publication_date":"2009-07-26","ids":{"openalex":"https://openalex.org/W2135856243","doi":"https://doi.org/10.1145/1629911.1629921","mag":"2135856243"},"language":"en","primary_location":{"id":"doi:10.1145/1629911.1629921","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1629911.1629921","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 46th Annual Design Automation Conference","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5091136334","display_name":"Shih-Heng Tsai","orcid":null},"institutions":[{"id":"https://openalex.org/I16733864","display_name":"National Taiwan University","ror":"https://ror.org/05bqach95","country_code":"TW","type":"education","lineage":["https://openalex.org/I16733864"]}],"countries":["TW"],"is_corresponding":true,"raw_author_name":"Shihheng Tsai","raw_affiliation_strings":["National Taiwan University, Taipei, Taiwan","Graduate Institute of Electronics Engineering, National Taiwan University, Taipei, Taiwan#TAB#"],"affiliations":[{"raw_affiliation_string":"National Taiwan University, Taipei, Taiwan","institution_ids":["https://openalex.org/I16733864"]},{"raw_affiliation_string":"Graduate Institute of Electronics Engineering, National Taiwan University, Taipei, Taiwan#TAB#","institution_ids":["https://openalex.org/I16733864"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5069922390","display_name":"Chung-Yang Huang","orcid":"https://orcid.org/0009-0000-8712-6957"},"institutions":[{"id":"https://openalex.org/I16733864","display_name":"National Taiwan University","ror":"https://ror.org/05bqach95","country_code":"TW","type":"education","lineage":["https://openalex.org/I16733864"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Chung-Yang (Ric) Huang","raw_affiliation_strings":["National Taiwan University, Taipei, Taiwan","Graduate Institute of Electronics Engineering, National Taiwan University, Taipei, Taiwan#TAB#"],"affiliations":[{"raw_affiliation_string":"National Taiwan University, Taipei, Taiwan","institution_ids":["https://openalex.org/I16733864"]},{"raw_affiliation_string":"Graduate Institute of Electronics Engineering, National Taiwan University, Taipei, Taiwan#TAB#","institution_ids":["https://openalex.org/I16733864"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5091136334"],"corresponding_institution_ids":["https://openalex.org/I16733864"],"apc_list":null,"apc_paid":null,"fwci":0.7915,"has_fulltext":false,"cited_by_count":15,"citation_normalized_percentile":{"value":0.74662062,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"25","last_page":"30"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.766327440738678},{"id":"https://openalex.org/keywords/static-timing-analysis","display_name":"Static timing analysis","score":0.7256404161453247},{"id":"https://openalex.org/keywords/bottleneck","display_name":"Bottleneck","score":0.7111218571662903},{"id":"https://openalex.org/keywords/critical-path-method","display_name":"Critical path method","score":0.5493285059928894},{"id":"https://openalex.org/keywords/path","display_name":"Path (computing)","score":0.5153457522392273},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.4804905951023102},{"id":"https://openalex.org/keywords/boolean-satisfiability-problem","display_name":"Boolean satisfiability problem","score":0.47127100825309753},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.4677940011024475},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.46285998821258545},{"id":"https://openalex.org/keywords/static-analysis","display_name":"Static analysis","score":0.446444034576416},{"id":"https://openalex.org/keywords/logic-analyzer","display_name":"Logic analyzer","score":0.43633753061294556},{"id":"https://openalex.org/keywords/formal-verification","display_name":"Formal verification","score":0.42972874641418457},{"id":"https://openalex.org/keywords/satisfiability","display_name":"Satisfiability","score":0.4234161376953125},{"id":"https://openalex.org/keywords/solver","display_name":"Solver","score":0.4212246537208557},{"id":"https://openalex.org/keywords/spectrum-analyzer","display_name":"Spectrum analyzer","score":0.29960304498672485},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.11855727434158325},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.11383780837059021}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.766327440738678},{"id":"https://openalex.org/C93682380","wikidata":"https://www.wikidata.org/wiki/Q2025226","display_name":"Static timing analysis","level":2,"score":0.7256404161453247},{"id":"https://openalex.org/C2780513914","wikidata":"https://www.wikidata.org/wiki/Q18210350","display_name":"Bottleneck","level":2,"score":0.7111218571662903},{"id":"https://openalex.org/C115874739","wikidata":"https://www.wikidata.org/wiki/Q825377","display_name":"Critical path method","level":2,"score":0.5493285059928894},{"id":"https://openalex.org/C2777735758","wikidata":"https://www.wikidata.org/wiki/Q817765","display_name":"Path (computing)","level":2,"score":0.5153457522392273},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.4804905951023102},{"id":"https://openalex.org/C6943359","wikidata":"https://www.wikidata.org/wiki/Q875276","display_name":"Boolean satisfiability problem","level":2,"score":0.47127100825309753},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.4677940011024475},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.46285998821258545},{"id":"https://openalex.org/C97686452","wikidata":"https://www.wikidata.org/wiki/Q7604153","display_name":"Static analysis","level":2,"score":0.446444034576416},{"id":"https://openalex.org/C188434589","wikidata":"https://www.wikidata.org/wiki/Q1478762","display_name":"Logic analyzer","level":3,"score":0.43633753061294556},{"id":"https://openalex.org/C111498074","wikidata":"https://www.wikidata.org/wiki/Q173326","display_name":"Formal verification","level":2,"score":0.42972874641418457},{"id":"https://openalex.org/C168773769","wikidata":"https://www.wikidata.org/wiki/Q1350299","display_name":"Satisfiability","level":2,"score":0.4234161376953125},{"id":"https://openalex.org/C2778770139","wikidata":"https://www.wikidata.org/wiki/Q1966904","display_name":"Solver","level":2,"score":0.4212246537208557},{"id":"https://openalex.org/C158007255","wikidata":"https://www.wikidata.org/wiki/Q1055222","display_name":"Spectrum analyzer","level":2,"score":0.29960304498672485},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.11855727434158325},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.11383780837059021},{"id":"https://openalex.org/C201995342","wikidata":"https://www.wikidata.org/wiki/Q682496","display_name":"Systems engineering","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1629911.1629921","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1629911.1629921","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 46th Annual Design Automation Conference","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.4099999964237213,"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":18,"referenced_works":["https://openalex.org/W34890220","https://openalex.org/W1538573330","https://openalex.org/W1939287090","https://openalex.org/W2004816258","https://openalex.org/W2101572961","https://openalex.org/W2114252285","https://openalex.org/W2115296652","https://openalex.org/W2130286574","https://openalex.org/W2142202849","https://openalex.org/W2145146339","https://openalex.org/W2149342513","https://openalex.org/W2150382568","https://openalex.org/W2151547042","https://openalex.org/W2151769423","https://openalex.org/W2167385408","https://openalex.org/W2168880240","https://openalex.org/W2171366140","https://openalex.org/W4244075691"],"related_works":["https://openalex.org/W3176904788","https://openalex.org/W21597398","https://openalex.org/W4298153058","https://openalex.org/W2408080066","https://openalex.org/W2268872489","https://openalex.org/W1913543287","https://openalex.org/W2014111643","https://openalex.org/W4235807419","https://openalex.org/W2963044240","https://openalex.org/W2076399409"],"abstract_inverted_index":{"Timing":[0,21,77],"closure":[1],"has":[2],"always":[3],"been":[4],"the":[5,9,53,64,84,89,99,104,132,136],"biggest":[6],"bottleneck":[7],"in":[8,63],"modern":[10],"VLSI":[11],"design":[12],"flow.":[13],"Traditional":[14],"timing":[15,65,127,157],"verification":[16],"techniques":[17],"such":[18],"as":[19],"Static":[20,76],"Analysis":[22,78],"(STA)":[23],"are":[24],"usually":[25],"too":[26,30],"conservative":[27],"or":[28,44],"sometimes":[29],"optimistic.":[31],"This":[32,107],"inaccuracy":[33],"may":[34],"lead":[35],"to":[36,42,52,55],"an":[37,94],"unnecessary":[38],"procrastination":[39],"of":[40],"time":[41],"market":[43],"even":[45],"silicon":[46],"failure.":[47],"It":[48],"is":[49,108],"mainly":[50],"due":[51],"inability":[54],"detect":[56,88],"false":[57,90],"paths":[58],"and":[59,92,139],"handle":[60],"multiple-input-transitioning":[61],"effects":[62],"analysis":[66,158],"process.":[67],"In":[68],"this":[69],"paper,":[70],"we":[71],"proposed":[72],"a":[73,113,120,124],"novel":[74],"Formal":[75],"(FSTA)":[79],"technique":[80],"which":[81],"can":[82],"model":[83],"multiple-input":[85],"transitioning":[86],"effects,":[87],"paths,":[91],"generate":[93],"input":[95],"transition":[96],"pattern":[97],"for":[98],"true":[100],"critical":[101],"path":[102],"at":[103],"same":[105],"time.":[106],"achieved":[109],"by":[110],"tightly":[111],"integrating":[112],"state-of-the-art":[114],"Boolean":[115],"Satisfiability":[116],"(SAT)":[117],"solver":[118],"with":[119,135],"STA":[121,138],"engine,":[122],"under":[123],"specialized":[125],"multiple-input-transition":[126],"library.":[128],"Our":[129],"experiments":[130],"compare":[131],"FSTA":[133],"engine":[134],"traditional":[137],"random":[140,151],"simulation":[141,152],"techniques.":[142],"The":[143],"results":[144,159],"show":[145],"that":[146],"our":[147],"approach":[148],"greatly":[149],"outperforms":[150],"while":[153],"obtaining":[154],"more":[155],"accurate":[156],"than":[160],"STA.":[161]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":2},{"year":2013,"cited_by_count":4},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}