{"id":"https://openalex.org/W2082421967","doi":"https://doi.org/10.1145/1629435.1629475","title":"Cycle count accurate memory modeling in system level design","display_name":"Cycle count accurate memory modeling in system level design","publication_year":2009,"publication_date":"2009-10-11","ids":{"openalex":"https://openalex.org/W2082421967","doi":"https://doi.org/10.1145/1629435.1629475","mag":"2082421967"},"language":"en","primary_location":{"id":"doi:10.1145/1629435.1629475","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1629435.1629475","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 7th IEEE/ACM international conference on Hardware/software codesign and system synthesis","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5006337935","display_name":"Yi-Len Lo","orcid":null},"institutions":[{"id":"https://openalex.org/I25846049","display_name":"National Tsing Hua University","ror":"https://ror.org/00zdnkx70","country_code":"TW","type":"education","lineage":["https://openalex.org/I25846049"]}],"countries":["TW"],"is_corresponding":true,"raw_author_name":"Yi-Len Lo","raw_affiliation_strings":["National Tsing-Hua University, Taiwan, Hsinchu, Taiwan Roc"],"affiliations":[{"raw_affiliation_string":"National Tsing-Hua University, Taiwan, Hsinchu, Taiwan Roc","institution_ids":["https://openalex.org/I25846049"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100724555","display_name":"Mao\u2010Lin Li","orcid":"https://orcid.org/0000-0003-0134-4115"},"institutions":[{"id":"https://openalex.org/I25846049","display_name":"National Tsing Hua University","ror":"https://ror.org/00zdnkx70","country_code":"TW","type":"education","lineage":["https://openalex.org/I25846049"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Mao-Lin Li","raw_affiliation_strings":["National Tsing-Hua University, Taiwan, Hsinchu, Taiwan Roc"],"affiliations":[{"raw_affiliation_string":"National Tsing-Hua University, Taiwan, Hsinchu, Taiwan Roc","institution_ids":["https://openalex.org/I25846049"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5046952008","display_name":"Ren\u2010Song Tsay","orcid":"https://orcid.org/0000-0002-8997-0219"},"institutions":[{"id":"https://openalex.org/I25846049","display_name":"National Tsing Hua University","ror":"https://ror.org/00zdnkx70","country_code":"TW","type":"education","lineage":["https://openalex.org/I25846049"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Ren-Song Tsay","raw_affiliation_strings":["National Tsing-Hua University, Taiwan, Hsinchu, Taiwan Roc"],"affiliations":[{"raw_affiliation_string":"National Tsing-Hua University, Taiwan, Hsinchu, Taiwan Roc","institution_ids":["https://openalex.org/I25846049"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5006337935"],"corresponding_institution_ids":["https://openalex.org/I25846049"],"apc_list":null,"apc_paid":null,"fwci":0.7915,"has_fulltext":false,"cited_by_count":9,"citation_normalized_percentile":{"value":0.7297484,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"287","last_page":"294"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12810","display_name":"Real-time simulation and control systems","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8495678901672363},{"id":"https://openalex.org/keywords/correctness","display_name":"Correctness","score":0.7815161943435669},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.5501629710197449},{"id":"https://openalex.org/keywords/memory-model","display_name":"Memory model","score":0.4372989535331726},{"id":"https://openalex.org/keywords/register-transfer-level","display_name":"Register-transfer level","score":0.4230038523674011},{"id":"https://openalex.org/keywords/state","display_name":"State (computer science)","score":0.4115191400051117},{"id":"https://openalex.org/keywords/real-time-computing","display_name":"Real-time computing","score":0.3535718321800232},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3528330326080322},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.221524178981781},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.19427403807640076},{"id":"https://openalex.org/keywords/shared-memory","display_name":"Shared memory","score":0.16158220171928406},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.16022101044654846},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.08586037158966064}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8495678901672363},{"id":"https://openalex.org/C55439883","wikidata":"https://www.wikidata.org/wiki/Q360812","display_name":"Correctness","level":2,"score":0.7815161943435669},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.5501629710197449},{"id":"https://openalex.org/C12186640","wikidata":"https://www.wikidata.org/wiki/Q6815743","display_name":"Memory model","level":3,"score":0.4372989535331726},{"id":"https://openalex.org/C34854456","wikidata":"https://www.wikidata.org/wiki/Q1484552","display_name":"Register-transfer level","level":4,"score":0.4230038523674011},{"id":"https://openalex.org/C48103436","wikidata":"https://www.wikidata.org/wiki/Q599031","display_name":"State (computer science)","level":2,"score":0.4115191400051117},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.3535718321800232},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3528330326080322},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.221524178981781},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.19427403807640076},{"id":"https://openalex.org/C133875982","wikidata":"https://www.wikidata.org/wiki/Q764810","display_name":"Shared memory","level":2,"score":0.16158220171928406},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.16022101044654846},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.08586037158966064}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1629435.1629475","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1629435.1629475","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 7th IEEE/ACM international conference on Hardware/software codesign and system synthesis","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W1970939331","https://openalex.org/W2096506606","https://openalex.org/W2099940607","https://openalex.org/W2108387780","https://openalex.org/W2140250706","https://openalex.org/W2143823686","https://openalex.org/W2144293844","https://openalex.org/W2155528705","https://openalex.org/W2161172908","https://openalex.org/W2162193742","https://openalex.org/W2172267799","https://openalex.org/W4238659711","https://openalex.org/W4243288183"],"related_works":["https://openalex.org/W1667647204","https://openalex.org/W2404647514","https://openalex.org/W4247536566","https://openalex.org/W4241418540","https://openalex.org/W2018477250","https://openalex.org/W3119814709","https://openalex.org/W1508895727","https://openalex.org/W2725786787","https://openalex.org/W1875930651","https://openalex.org/W2896400991"],"abstract_inverted_index":{"In":[0,51],"this":[1],"paper,":[2],"we":[3],"propose":[4],"an":[5],"effective":[6],"automatic":[7],"generation":[8],"approach":[9,87],"for":[10],"a":[11,39,53],"Cycle-Count":[12],"Accurate":[13,27],"Memory":[14,28],"Model":[15,29,72],"(CCAMM)":[16],"from":[17],"the":[18,25,68,79,91,101,108],"Clocked":[19],"Finite":[20],"State":[21],"Machine":[22],"(CFSM)":[23],"of":[24],"Cycle":[26],"(CAMM).":[30],"Since":[31],"memory":[32,43],"accesses":[33],"are":[34],"gradually":[35],"dominating":[36],"system":[37],"activities,":[38],"correct":[40],"and":[41,63,93],"efficient":[42],"timing":[44,57],"model":[45,103,113],"is":[46,65,104],"essential":[47],"to":[48],"system-level":[49],"simulation.":[50],"general,":[52],"CCAMM":[54,92],"provides":[55],"sufficient":[56],"accuracy":[58],"with":[59],"low":[60,76,83],"simulation":[61],"overhead,":[62],"hence":[64],"preferred":[66],"over":[67],"Simple":[69],"Fixed":[70],"Delay":[71],"(SFDM),":[73],"which":[74,81],"has":[75,82],"accuracy,":[77],"or":[78],"CAMM,":[80],"performance.":[84],"Our":[85],"proposed":[86],"can":[88],"systematically":[89],"generate":[90],"guarantee":[94],"correctness.":[95],"The":[96],"experimental":[97],"results":[98],"show":[99],"that":[100],"generated":[102],"as":[105,107],"accurate":[106],"Register":[109],"Transfer":[110],"Level":[111],"(RTL)":[112],"while":[114],"running":[115],"100X":[116],"faster.":[117]},"counts_by_year":[{"year":2021,"cited_by_count":1},{"year":2015,"cited_by_count":2},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":2},{"year":2012,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}