{"id":"https://openalex.org/W2093918329","doi":"https://doi.org/10.1145/1629435.1629446","title":"Using binary translation in event driven simulation for fast and flexible MPSoC simulation","display_name":"Using binary translation in event driven simulation for fast and flexible MPSoC simulation","publication_year":2009,"publication_date":"2009-10-11","ids":{"openalex":"https://openalex.org/W2093918329","doi":"https://doi.org/10.1145/1629435.1629446","mag":"2093918329"},"language":"en","primary_location":{"id":"doi:10.1145/1629435.1629446","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1629435.1629446","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 7th IEEE/ACM international conference on Hardware/software codesign and system synthesis","raw_type":"proceedings-article"},"type":"preprint","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5074642020","display_name":"Marius Gligor","orcid":null},"institutions":[{"id":"https://openalex.org/I4210087012","display_name":"Techniques of Informatics and Microelectronics for Integrated Systems Architecture","ror":"https://ror.org/000063q30","country_code":"FR","type":"facility","lineage":["https://openalex.org/I106785703","https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I4210087012","https://openalex.org/I4210159245","https://openalex.org/I899635006","https://openalex.org/I899635006"]},{"id":"https://openalex.org/I1294671590","display_name":"Centre National de la Recherche Scientifique","ror":"https://ror.org/02feahw73","country_code":"FR","type":"funder","lineage":["https://openalex.org/I1294671590"]},{"id":"https://openalex.org/I177483745","display_name":"Universit\u00e9 Joseph Fourier","ror":"https://ror.org/02aj0kh94","country_code":"FR","type":"education","lineage":["https://openalex.org/I177483745"]},{"id":"https://openalex.org/I106785703","display_name":"Institut polytechnique de Grenoble","ror":"https://ror.org/05sbt2524","country_code":"FR","type":"education","lineage":["https://openalex.org/I106785703","https://openalex.org/I899635006"]},{"id":"https://openalex.org/I899635006","display_name":"Universit\u00e9 Grenoble Alpes","ror":"https://ror.org/02rx3b187","country_code":"FR","type":"education","lineage":["https://openalex.org/I899635006"]}],"countries":["FR"],"is_corresponding":true,"raw_author_name":"Marius Gligor","raw_affiliation_strings":["TIMA Laboratory, CNRS/INP Grenoble/UJF, Grenoble, France","TIMA Laboratory, CNRS/INP Grenoble/UJF, Grenoble, France#TAB#"],"affiliations":[{"raw_affiliation_string":"TIMA Laboratory, CNRS/INP Grenoble/UJF, Grenoble, France","institution_ids":["https://openalex.org/I106785703","https://openalex.org/I4210087012","https://openalex.org/I177483745","https://openalex.org/I899635006","https://openalex.org/I1294671590"]},{"raw_affiliation_string":"TIMA Laboratory, CNRS/INP Grenoble/UJF, Grenoble, France#TAB#","institution_ids":["https://openalex.org/I177483745","https://openalex.org/I1294671590"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111813027","display_name":"Nicolas Fournel","orcid":null},"institutions":[{"id":"https://openalex.org/I899635006","display_name":"Universit\u00e9 Grenoble Alpes","ror":"https://ror.org/02rx3b187","country_code":"FR","type":"education","lineage":["https://openalex.org/I899635006"]},{"id":"https://openalex.org/I4210087012","display_name":"Techniques of Informatics and Microelectronics for Integrated Systems Architecture","ror":"https://ror.org/000063q30","country_code":"FR","type":"facility","lineage":["https://openalex.org/I106785703","https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I4210087012","https://openalex.org/I4210159245","https://openalex.org/I899635006","https://openalex.org/I899635006"]},{"id":"https://openalex.org/I177483745","display_name":"Universit\u00e9 Joseph Fourier","ror":"https://ror.org/02aj0kh94","country_code":"FR","type":"education","lineage":["https://openalex.org/I177483745"]},{"id":"https://openalex.org/I106785703","display_name":"Institut polytechnique de Grenoble","ror":"https://ror.org/05sbt2524","country_code":"FR","type":"education","lineage":["https://openalex.org/I106785703","https://openalex.org/I899635006"]},{"id":"https://openalex.org/I1294671590","display_name":"Centre National de la Recherche Scientifique","ror":"https://ror.org/02feahw73","country_code":"FR","type":"funder","lineage":["https://openalex.org/I1294671590"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Nicolas Fournel","raw_affiliation_strings":["TIMA Laboratory, CNRS/INP Grenoble/UJF, Grenoble, France","TIMA Laboratory, CNRS/INP Grenoble/UJF, Grenoble, France#TAB#"],"affiliations":[{"raw_affiliation_string":"TIMA Laboratory, CNRS/INP Grenoble/UJF, Grenoble, France","institution_ids":["https://openalex.org/I106785703","https://openalex.org/I4210087012","https://openalex.org/I177483745","https://openalex.org/I899635006","https://openalex.org/I1294671590"]},{"raw_affiliation_string":"TIMA Laboratory, CNRS/INP Grenoble/UJF, Grenoble, France#TAB#","institution_ids":["https://openalex.org/I177483745","https://openalex.org/I1294671590"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5085830369","display_name":"Fr\u00e9d\u00e9ric P\u00e9trot","orcid":"https://orcid.org/0000-0003-0624-7373"},"institutions":[{"id":"https://openalex.org/I106785703","display_name":"Institut polytechnique de Grenoble","ror":"https://ror.org/05sbt2524","country_code":"FR","type":"education","lineage":["https://openalex.org/I106785703","https://openalex.org/I899635006"]},{"id":"https://openalex.org/I177483745","display_name":"Universit\u00e9 Joseph Fourier","ror":"https://ror.org/02aj0kh94","country_code":"FR","type":"education","lineage":["https://openalex.org/I177483745"]},{"id":"https://openalex.org/I4210087012","display_name":"Techniques of Informatics and Microelectronics for Integrated Systems Architecture","ror":"https://ror.org/000063q30","country_code":"FR","type":"facility","lineage":["https://openalex.org/I106785703","https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I4210087012","https://openalex.org/I4210159245","https://openalex.org/I899635006","https://openalex.org/I899635006"]},{"id":"https://openalex.org/I899635006","display_name":"Universit\u00e9 Grenoble Alpes","ror":"https://ror.org/02rx3b187","country_code":"FR","type":"education","lineage":["https://openalex.org/I899635006"]},{"id":"https://openalex.org/I1294671590","display_name":"Centre National de la Recherche Scientifique","ror":"https://ror.org/02feahw73","country_code":"FR","type":"funder","lineage":["https://openalex.org/I1294671590"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Fr\u00e9d\u00e9ric P\u00e9trot","raw_affiliation_strings":["TIMA Laboratory, CNRS/INP Grenoble/UJF, Grenoble, France","TIMA Laboratory, CNRS/INP Grenoble/UJF, Grenoble, France#TAB#"],"affiliations":[{"raw_affiliation_string":"TIMA Laboratory, CNRS/INP Grenoble/UJF, Grenoble, France","institution_ids":["https://openalex.org/I106785703","https://openalex.org/I4210087012","https://openalex.org/I177483745","https://openalex.org/I899635006","https://openalex.org/I1294671590"]},{"raw_affiliation_string":"TIMA Laboratory, CNRS/INP Grenoble/UJF, Grenoble, France#TAB#","institution_ids":["https://openalex.org/I177483745","https://openalex.org/I1294671590"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5074642020"],"corresponding_institution_ids":["https://openalex.org/I106785703","https://openalex.org/I1294671590","https://openalex.org/I177483745","https://openalex.org/I4210087012","https://openalex.org/I899635006"],"apc_list":null,"apc_paid":null,"fwci":5.9657,"has_fulltext":false,"cited_by_count":64,"citation_normalized_percentile":{"value":0.96599617,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"71","last_page":"80"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/binary-translation","display_name":"Binary translation","score":0.8777868747711182},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.872995138168335},{"id":"https://openalex.org/keywords/systemc","display_name":"SystemC","score":0.8415571451187134},{"id":"https://openalex.org/keywords/speedup","display_name":"Speedup","score":0.7892327308654785},{"id":"https://openalex.org/keywords/mpsoc","display_name":"MPSoC","score":0.7285348176956177},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5876928567886353},{"id":"https://openalex.org/keywords/synchronization","display_name":"Synchronization (alternating current)","score":0.5847336649894714},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.5580428838729858},{"id":"https://openalex.org/keywords/transaction-level-modeling","display_name":"Transaction-level modeling","score":0.5547731518745422},{"id":"https://openalex.org/keywords/discrete-event-simulation","display_name":"Discrete event simulation","score":0.45891842246055603},{"id":"https://openalex.org/keywords/computation","display_name":"Computation","score":0.4446665048599243},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.44216200709342957},{"id":"https://openalex.org/keywords/multiprocessing","display_name":"Multiprocessing","score":0.4348090589046478},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3877120614051819},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.34048303961753845},{"id":"https://openalex.org/keywords/simulation","display_name":"Simulation","score":0.18713310360908508},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.1717226505279541},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.10943040251731873},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.08545637130737305}],"concepts":[{"id":"https://openalex.org/C2778971978","wikidata":"https://www.wikidata.org/wiki/Q2287075","display_name":"Binary translation","level":3,"score":0.8777868747711182},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.872995138168335},{"id":"https://openalex.org/C2776928060","wikidata":"https://www.wikidata.org/wiki/Q1753563","display_name":"SystemC","level":2,"score":0.8415571451187134},{"id":"https://openalex.org/C68339613","wikidata":"https://www.wikidata.org/wiki/Q1549489","display_name":"Speedup","level":2,"score":0.7892327308654785},{"id":"https://openalex.org/C2777187653","wikidata":"https://www.wikidata.org/wiki/Q975106","display_name":"MPSoC","level":3,"score":0.7285348176956177},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5876928567886353},{"id":"https://openalex.org/C2778562939","wikidata":"https://www.wikidata.org/wiki/Q1298791","display_name":"Synchronization (alternating current)","level":3,"score":0.5847336649894714},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.5580428838729858},{"id":"https://openalex.org/C169571997","wikidata":"https://www.wikidata.org/wiki/Q966099","display_name":"Transaction-level modeling","level":3,"score":0.5547731518745422},{"id":"https://openalex.org/C147203929","wikidata":"https://www.wikidata.org/wiki/Q574814","display_name":"Discrete event simulation","level":2,"score":0.45891842246055603},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.4446665048599243},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.44216200709342957},{"id":"https://openalex.org/C4822641","wikidata":"https://www.wikidata.org/wiki/Q846651","display_name":"Multiprocessing","level":2,"score":0.4348090589046478},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3877120614051819},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.34048303961753845},{"id":"https://openalex.org/C44154836","wikidata":"https://www.wikidata.org/wiki/Q45045","display_name":"Simulation","level":1,"score":0.18713310360908508},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.1717226505279541},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.10943040251731873},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.08545637130737305},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.0},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1145/1629435.1629446","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1629435.1629446","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 7th IEEE/ACM international conference on Hardware/software codesign and system synthesis","raw_type":"proceedings-article"},{"id":"pmh:oai:HAL:hal-00472056v1","is_oa":false,"landing_page_url":"https://hal.science/hal-00472056","pdf_url":null,"source":{"id":"https://openalex.org/S4406922461","display_name":"SPIRE - Sciences Po Institutional REpository","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"International Conference on Hardware-Software Codesign and System Synthesis (CODES+ISSS'09), Oct 2009, Grenoble, France. pp.71-80, ⟨10.1145/1629435.1629446⟩","raw_type":"Conference papers"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":29,"referenced_works":["https://openalex.org/W359238146","https://openalex.org/W1514004212","https://openalex.org/W1522250664","https://openalex.org/W1536710422","https://openalex.org/W1908051842","https://openalex.org/W1958412683","https://openalex.org/W1994557402","https://openalex.org/W2072737419","https://openalex.org/W2088837715","https://openalex.org/W2097521061","https://openalex.org/W2105092668","https://openalex.org/W2116361585","https://openalex.org/W2131583907","https://openalex.org/W2131726714","https://openalex.org/W2135572848","https://openalex.org/W2140201641","https://openalex.org/W2140240784","https://openalex.org/W2151174323","https://openalex.org/W2155612203","https://openalex.org/W2157797887","https://openalex.org/W2163075631","https://openalex.org/W2299369555","https://openalex.org/W2339669378","https://openalex.org/W2536979404","https://openalex.org/W2564723070","https://openalex.org/W4231002400","https://openalex.org/W4234632609","https://openalex.org/W4244704438","https://openalex.org/W4254373586"],"related_works":["https://openalex.org/W2533881872","https://openalex.org/W2301151507","https://openalex.org/W2585026057","https://openalex.org/W1596567466","https://openalex.org/W2183605704","https://openalex.org/W1525398417","https://openalex.org/W2358909550","https://openalex.org/W2069603759","https://openalex.org/W2122573993","https://openalex.org/W1934552808"],"abstract_inverted_index":{"In":[0],"this":[1],"paper,":[2],"we":[3,32],"investigate":[4],"the":[5,52,57,64,68,71,96,101,111,133,137],"use":[6],"of":[7,60,70,119],"instruction":[8],"set":[9],"simulators":[10],"(ISS)":[11],"based":[12],"on":[13],"binary":[14],"translation":[15],"to":[16,34,56,99],"accelerate":[17],"full":[18],"timed":[19],"multiprocessor":[20],"system":[21],"simulation":[22,108,123,138],"at":[23],"transaction":[24],"level.":[25],"To":[26],"have":[27,87],"an":[28,75],"accurate":[29],"timing":[30,37],"behavior,":[31],"had":[33],"firstly":[35],"solve":[36,51],"issues":[38,54,81],"in":[39,63,67],"processor":[40],"modeling,":[41],"secondly":[42],"define":[43],"fast":[44],"and":[45,49,66,82,104],"precise":[46,135],"cache":[47],"models,":[48],"thirdly":[50],"synchronization":[53],"due":[55],"different":[58],"models":[59,93],"computation":[61],"used":[62],"ISSes":[65,103],"rest":[69],"system.":[72],"We":[73,86],"present":[74],"integration":[76],"solution":[77],"that":[78,130],"covers":[79],"these":[80],"detail":[83],"its":[84],"implementation.":[85],"experimented":[88],"our":[89],"proposal":[90],"using":[91],"processors":[92],"provided":[94],"by":[95],"QEMU":[97],"framework":[98],"replace":[100],"existing":[102],"SystemC":[105],"TLM":[106],"as":[107],"environment":[109],"for":[110,132],"whole":[112],"platform.":[113],"This":[114],"approach":[115],"proposes":[116],"a":[117],"range":[118],"solutions":[120],"trading":[121],"off":[122],"speed":[124],"versus":[125],"accuracy.":[126],"The":[127],"experiments":[128],"show":[129],"even":[131],"most":[134],"configuration,":[136],"speedup":[139],"is":[140],"still":[141],"significant.":[142]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":4},{"year":2019,"cited_by_count":2},{"year":2017,"cited_by_count":8},{"year":2016,"cited_by_count":6},{"year":2015,"cited_by_count":5},{"year":2014,"cited_by_count":7},{"year":2013,"cited_by_count":7},{"year":2012,"cited_by_count":9}],"updated_date":"2026-03-28T08:17:26.163206","created_date":"2025-10-10T00:00:00"}