{"id":"https://openalex.org/W2028369847","doi":"https://doi.org/10.1145/1629435.1629441","title":"On compile-time evaluation of process partitioning transformations for Kahn process networks","display_name":"On compile-time evaluation of process partitioning transformations for Kahn process networks","publication_year":2009,"publication_date":"2009-10-11","ids":{"openalex":"https://openalex.org/W2028369847","doi":"https://doi.org/10.1145/1629435.1629441","mag":"2028369847"},"language":"en","primary_location":{"id":"doi:10.1145/1629435.1629441","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1629435.1629441","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 7th IEEE/ACM international conference on Hardware/software codesign and system synthesis","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5020348834","display_name":"Sjoerd Meijer","orcid":null},"institutions":[{"id":"https://openalex.org/I121797337","display_name":"Leiden University","ror":"https://ror.org/027bh9e22","country_code":"NL","type":"education","lineage":["https://openalex.org/I121797337"]}],"countries":["NL"],"is_corresponding":true,"raw_author_name":"Sjoerd Meijer","raw_affiliation_strings":["Leiden University, Leiden, Netherlands"],"affiliations":[{"raw_affiliation_string":"Leiden University, Leiden, Netherlands","institution_ids":["https://openalex.org/I121797337"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5084996361","display_name":"Hristo N. Nikolov","orcid":null},"institutions":[{"id":"https://openalex.org/I121797337","display_name":"Leiden University","ror":"https://ror.org/027bh9e22","country_code":"NL","type":"education","lineage":["https://openalex.org/I121797337"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"Hristo Nikolov","raw_affiliation_strings":["Leiden University, Leiden, Netherlands"],"affiliations":[{"raw_affiliation_string":"Leiden University, Leiden, Netherlands","institution_ids":["https://openalex.org/I121797337"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5024603788","display_name":"Todor Stefanov","orcid":"https://orcid.org/0000-0001-6006-9366"},"institutions":[{"id":"https://openalex.org/I121797337","display_name":"Leiden University","ror":"https://ror.org/027bh9e22","country_code":"NL","type":"education","lineage":["https://openalex.org/I121797337"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"Todor Stefanov","raw_affiliation_strings":["Leiden University, Leiden , Netherlands"],"affiliations":[{"raw_affiliation_string":"Leiden University, Leiden , Netherlands","institution_ids":["https://openalex.org/I121797337"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5020348834"],"corresponding_institution_ids":["https://openalex.org/I121797337"],"apc_list":null,"apc_paid":null,"fwci":1.6079,"has_fulltext":false,"cited_by_count":11,"citation_normalized_percentile":{"value":0.83596782,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"31","last_page":"40"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9952999949455261,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8622313737869263},{"id":"https://openalex.org/keywords/compile-time","display_name":"Compile time","score":0.8162118196487427},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.7668400406837463},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.679582953453064},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5967714786529541},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5929253697395325},{"id":"https://openalex.org/keywords/transformation","display_name":"Transformation (genetics)","score":0.5321017503738403},{"id":"https://openalex.org/keywords/execution-time","display_name":"Execution time","score":0.5059544444084167},{"id":"https://openalex.org/keywords/process-migration","display_name":"Process migration","score":0.5058043003082275},{"id":"https://openalex.org/keywords/computation","display_name":"Computation","score":0.48248007893562317},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.445407509803772},{"id":"https://openalex.org/keywords/speedup","display_name":"Speedup","score":0.44347214698791504},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.36088159680366516},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.33212530612945557},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.15909820795059204}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8622313737869263},{"id":"https://openalex.org/C200833197","wikidata":"https://www.wikidata.org/wiki/Q333707","display_name":"Compile time","level":3,"score":0.8162118196487427},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.7668400406837463},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.679582953453064},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5967714786529541},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5929253697395325},{"id":"https://openalex.org/C204241405","wikidata":"https://www.wikidata.org/wiki/Q461499","display_name":"Transformation (genetics)","level":3,"score":0.5321017503738403},{"id":"https://openalex.org/C2989134064","wikidata":"https://www.wikidata.org/wiki/Q288510","display_name":"Execution time","level":2,"score":0.5059544444084167},{"id":"https://openalex.org/C36351404","wikidata":"https://www.wikidata.org/wiki/Q7247295","display_name":"Process migration","level":3,"score":0.5058043003082275},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.48248007893562317},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.445407509803772},{"id":"https://openalex.org/C68339613","wikidata":"https://www.wikidata.org/wiki/Q1549489","display_name":"Speedup","level":2,"score":0.44347214698791504},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.36088159680366516},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.33212530612945557},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.15909820795059204},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.0},{"id":"https://openalex.org/C55493867","wikidata":"https://www.wikidata.org/wiki/Q7094","display_name":"Biochemistry","level":1,"score":0.0},{"id":"https://openalex.org/C104317684","wikidata":"https://www.wikidata.org/wiki/Q7187","display_name":"Gene","level":2,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1145/1629435.1629441","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1629435.1629441","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 7th IEEE/ACM international conference on Hardware/software codesign and system synthesis","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.566.9939","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.566.9939","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.liacs.nl/~stefanov/pdf/CODES-ISSS_09.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W136360891","https://openalex.org/W1550601003","https://openalex.org/W1604532274","https://openalex.org/W1974386461","https://openalex.org/W2032391783","https://openalex.org/W2033872646","https://openalex.org/W2051598123","https://openalex.org/W2099736035","https://openalex.org/W2105278657","https://openalex.org/W2108662993","https://openalex.org/W2114067856","https://openalex.org/W2130484824","https://openalex.org/W2168148808","https://openalex.org/W2168321554","https://openalex.org/W2593864877","https://openalex.org/W6677084613"],"related_works":["https://openalex.org/W2778498407","https://openalex.org/W2371266106","https://openalex.org/W2117382851","https://openalex.org/W3006505070","https://openalex.org/W2382449560","https://openalex.org/W2767298477","https://openalex.org/W2110432562","https://openalex.org/W2117864619","https://openalex.org/W2025344","https://openalex.org/W2090337950"],"abstract_inverted_index":{"Kahn":[0,32],"Process":[1,53],"Networks":[2],"is":[3],"an":[4],"appealing":[5],"model":[6],"of":[7,26,71],"computation":[8],"for":[9,94,105],"programming":[10],"and":[11,111,120],"mapping":[12],"applications":[13,37],"onto":[14],"multi-processor":[15],"plat-forms.":[16],"Autonomous":[17],"processes":[18],"communicate":[19],"through":[20],"unbounded":[21],"FIFO":[22],"channels":[23],"in":[24],"absence":[25],"a":[27,58,69,102,115],"global":[28],"scheduler.":[29],"We":[30],"derive":[31],"process":[33,72],"networks":[34,45],"from":[35],"sequential":[36],"using":[38],"the":[39,43,50,63,85,96,107,121],"pn":[40],"com-piler,":[41],"but":[42,79],"derived":[44],"do":[46],"not":[47],"necessarily":[48],"meet":[49],"per-formance":[51],"requirements.":[52],"partitioning":[54,73],"transformations":[55],"can":[56,76],"achieve":[57],"more":[59],"balanced":[60],"network":[61],"improving":[62],"performance":[64],"re-sults":[65],"significantly.":[66],"There":[67],"are":[68,82],"number":[70],"trans-formations":[74],"that":[75],"be":[77,90],"used,":[78],"no":[80],"hints":[81],"given":[83],"to":[84,92],"designer":[86],"which":[87],"transformation":[88,109],"should":[89],"applied":[91],"minimize,":[93],"example,":[95],"execution":[97],"time.":[98],"Therefore,":[99],"we":[100],"investigate":[101],"compile-time":[103],"ap-proach":[104],"selecting":[106],"best":[108],"candidate":[110],"show":[112],"results":[113],"on":[114],"Xilinx":[116],"Virtex":[117],"2":[118],"FPGA":[119],"Cell":[122],"BE":[123],"processor.":[124]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2019,"cited_by_count":2},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2025-10-10T00:00:00"}