{"id":"https://openalex.org/W2129061996","doi":"https://doi.org/10.1145/1629395.1629416","title":"A buffer replacement algorithm exploiting multi-chip parallelism in solid state disks","display_name":"A buffer replacement algorithm exploiting multi-chip parallelism in solid state disks","publication_year":2009,"publication_date":"2009-10-11","ids":{"openalex":"https://openalex.org/W2129061996","doi":"https://doi.org/10.1145/1629395.1629416","mag":"2129061996"},"language":"en","primary_location":{"id":"doi:10.1145/1629395.1629416","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1629395.1629416","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2009 international conference on Compilers, architecture, and synthesis for embedded systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5062697472","display_name":"Jinho Seol","orcid":"https://orcid.org/0000-0001-5054-5242"},"institutions":[{"id":"https://openalex.org/I157485424","display_name":"Korea Advanced Institute of Science and Technology","ror":"https://ror.org/05apxxy63","country_code":"KR","type":"education","lineage":["https://openalex.org/I157485424"]}],"countries":["KR"],"is_corresponding":true,"raw_author_name":"Jinho Seol","raw_affiliation_strings":["Korea Advanced Institute of Science and Technology (KAIST), Daejeon, South Korea"],"affiliations":[{"raw_affiliation_string":"Korea Advanced Institute of Science and Technology (KAIST), Daejeon, South Korea","institution_ids":["https://openalex.org/I157485424"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5007854515","display_name":"Hyotaek Shim","orcid":"https://orcid.org/0000-0002-1641-5791"},"institutions":[{"id":"https://openalex.org/I157485424","display_name":"Korea Advanced Institute of Science and Technology","ror":"https://ror.org/05apxxy63","country_code":"KR","type":"education","lineage":["https://openalex.org/I157485424"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Hyotaek Shim","raw_affiliation_strings":["Korea Advanced Institute of Science and Technology (KAIST), Daejeon, South Korea"],"affiliations":[{"raw_affiliation_string":"Korea Advanced Institute of Science and Technology (KAIST), Daejeon, South Korea","institution_ids":["https://openalex.org/I157485424"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5044279826","display_name":"Jaegeuk Kim","orcid":null},"institutions":[{"id":"https://openalex.org/I157485424","display_name":"Korea Advanced Institute of Science and Technology","ror":"https://ror.org/05apxxy63","country_code":"KR","type":"education","lineage":["https://openalex.org/I157485424"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Jaegeuk Kim","raw_affiliation_strings":["Korea Advanced Institute of Science and Technology (KAIST), Daejeon, South Korea"],"affiliations":[{"raw_affiliation_string":"Korea Advanced Institute of Science and Technology (KAIST), Daejeon, South Korea","institution_ids":["https://openalex.org/I157485424"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5108507213","display_name":"Seungryoul Maeng","orcid":null},"institutions":[{"id":"https://openalex.org/I157485424","display_name":"Korea Advanced Institute of Science and Technology","ror":"https://ror.org/05apxxy63","country_code":"KR","type":"education","lineage":["https://openalex.org/I157485424"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Seungryoul Maeng","raw_affiliation_strings":["Korea Advanced Institute of Science and Technology (KAIST), Daejeon, South Korea"],"affiliations":[{"raw_affiliation_string":"Korea Advanced Institute of Science and Technology (KAIST), Daejeon, South Korea","institution_ids":["https://openalex.org/I157485424"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5062697472"],"corresponding_institution_ids":["https://openalex.org/I157485424"],"apc_list":null,"apc_paid":null,"fwci":2.9004,"has_fulltext":false,"cited_by_count":27,"citation_normalized_percentile":{"value":0.91582248,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"137","last_page":"146"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11478","display_name":"Caching and Content Delivery","score":0.982200026512146,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9714999794960022,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8326273560523987},{"id":"https://openalex.org/keywords/flash-memory","display_name":"Flash memory","score":0.6387714743614197},{"id":"https://openalex.org/keywords/flash-file-system","display_name":"Flash file system","score":0.6348148584365845},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.6150690913200378},{"id":"https://openalex.org/keywords/write-buffer","display_name":"Write buffer","score":0.5391331911087036},{"id":"https://openalex.org/keywords/nand-gate","display_name":"NAND gate","score":0.5379067063331604},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.5231469869613647},{"id":"https://openalex.org/keywords/flash","display_name":"Flash (photography)","score":0.5149205923080444},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.5002069473266602},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.42979419231414795},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3868510127067566},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.28584927320480347},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.23642581701278687},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.196530282497406},{"id":"https://openalex.org/keywords/computer-memory","display_name":"Computer memory","score":0.1490805447101593},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.09533563256263733},{"id":"https://openalex.org/keywords/cache-algorithms","display_name":"Cache algorithms","score":0.08281823992729187},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.06748828291893005}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8326273560523987},{"id":"https://openalex.org/C2776531357","wikidata":"https://www.wikidata.org/wiki/Q174077","display_name":"Flash memory","level":2,"score":0.6387714743614197},{"id":"https://openalex.org/C27670709","wikidata":"https://www.wikidata.org/wiki/Q5457555","display_name":"Flash file system","level":4,"score":0.6348148584365845},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6150690913200378},{"id":"https://openalex.org/C89089495","wikidata":"https://www.wikidata.org/wiki/Q8038418","display_name":"Write buffer","level":5,"score":0.5391331911087036},{"id":"https://openalex.org/C124296912","wikidata":"https://www.wikidata.org/wiki/Q575178","display_name":"NAND gate","level":3,"score":0.5379067063331604},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.5231469869613647},{"id":"https://openalex.org/C2777526259","wikidata":"https://www.wikidata.org/wiki/Q221836","display_name":"Flash (photography)","level":2,"score":0.5149205923080444},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.5002069473266602},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.42979419231414795},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3868510127067566},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.28584927320480347},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.23642581701278687},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.196530282497406},{"id":"https://openalex.org/C92855701","wikidata":"https://www.wikidata.org/wiki/Q5830907","display_name":"Computer memory","level":3,"score":0.1490805447101593},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.09533563256263733},{"id":"https://openalex.org/C38556500","wikidata":"https://www.wikidata.org/wiki/Q13404475","display_name":"Cache algorithms","level":4,"score":0.08281823992729187},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.06748828291893005},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1145/1629395.1629416","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1629395.1629416","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2009 international conference on Compilers, architecture, and synthesis for embedded systems","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.460.706","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.460.706","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://camars.kaist.ac.kr/~maeng/pubs/cases2009.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":20,"referenced_works":["https://openalex.org/W1513366578","https://openalex.org/W1860107648","https://openalex.org/W1975618080","https://openalex.org/W2018881123","https://openalex.org/W2035712985","https://openalex.org/W2085463701","https://openalex.org/W2109966220","https://openalex.org/W2110437111","https://openalex.org/W2121109447","https://openalex.org/W2125499854","https://openalex.org/W2125724612","https://openalex.org/W2130286559","https://openalex.org/W2144570882","https://openalex.org/W2147853062","https://openalex.org/W2150958198","https://openalex.org/W2151174323","https://openalex.org/W2159319022","https://openalex.org/W2165068957","https://openalex.org/W2913593077","https://openalex.org/W6684515133"],"related_works":["https://openalex.org/W2117595384","https://openalex.org/W2165959208","https://openalex.org/W1994190181","https://openalex.org/W4230869547","https://openalex.org/W2378293894","https://openalex.org/W2111789994","https://openalex.org/W2018763861","https://openalex.org/W2071973922","https://openalex.org/W2398854546","https://openalex.org/W1691732600"],"abstract_inverted_index":{"Solid":[0],"State":[1],"Disks":[2],"(SSDs)":[3],"are":[4],"superior":[5],"to":[6,16,26,86,89,113,132],"magnetic":[7,39],"disks":[8,40],"from":[9],"a":[10,34,68,106],"performance":[11,51,129],"point":[12],"of":[13,20,52,67,78],"view":[14],"due":[15],"the":[17,50,61,64,72,75,97,101,115,123,127],"favorable":[18],"features":[19],"NAND":[21,79],"flash":[22,29,80],"memory.":[23],"Furthermore,":[24],"thanks":[25],"improvement":[27],"on":[28,60],"memory":[30],"density":[31],"and":[32,104],"adopting":[33],"multi-chip":[35,111],"architecture,":[36],"SSDs":[37],"replace":[38],"rapidly.":[41],"Most":[42],"previous":[43],"studies":[44,56],"have":[45,57],"been":[46,58],"conducted":[47],"for":[48],"enhancing":[49],"SSDs,":[53],"but":[54],"these":[55],"worked":[59],"assumption":[62],"that":[63,122],"operation":[65,76],"unit":[66,77],"host":[69],"interface":[70],"is":[71,84],"same":[73],"as":[74],"memory,":[81],"where":[82],"it":[83],"needless":[85],"give":[87],"consideration":[88],"partially-filled":[90,102],"pages.":[91],"In":[92],"this":[93],"paper,":[94],"we":[95],"analyze":[96],"overhead":[98],"caused":[99],"by":[100,130],"pages,":[103],"propose":[105],"buffer":[107],"replacement":[108],"algorithm":[109,125],"exploiting":[110],"parallelism":[112],"enhance":[114],"write":[116,128],"performance.":[117],"Our":[118],"simulation":[119],"results":[120],"show":[121],"proposed":[124],"improves":[126],"up":[131],"30%":[133],"over":[134],"existing":[135],"approaches.":[136]},"counts_by_year":[{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":2},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":2},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":2},{"year":2014,"cited_by_count":4},{"year":2013,"cited_by_count":2},{"year":2012,"cited_by_count":1}],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2025-10-10T00:00:00"}