{"id":"https://openalex.org/W2117836573","doi":"https://doi.org/10.1145/1621960.1621967","title":"Memory management thread for heap allocation intensive sequential applications","display_name":"Memory management thread for heap allocation intensive sequential applications","publication_year":2009,"publication_date":"2009-09-13","ids":{"openalex":"https://openalex.org/W2117836573","doi":"https://doi.org/10.1145/1621960.1621967","mag":"2117836573"},"language":"en","primary_location":{"id":"doi:10.1145/1621960.1621967","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1621960.1621967","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 10th workshop on MEmory performance: DEaling with Applications, systems and architecture","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5074406596","display_name":"Devesh Tiwari","orcid":"https://orcid.org/0000-0002-7253-2458"},"institutions":[{"id":"https://openalex.org/I137902535","display_name":"North Carolina State University","ror":"https://ror.org/04tj63d06","country_code":"US","type":"education","lineage":["https://openalex.org/I137902535"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Devesh Tiwari","raw_affiliation_strings":["North Carolina State University, Raleigh","North Carolina State University, Raleigh#TAB#"],"affiliations":[{"raw_affiliation_string":"North Carolina State University, Raleigh","institution_ids":["https://openalex.org/I137902535"]},{"raw_affiliation_string":"North Carolina State University, Raleigh#TAB#","institution_ids":["https://openalex.org/I137902535"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100320174","display_name":"Sanghoon Lee","orcid":null},"institutions":[{"id":"https://openalex.org/I137902535","display_name":"North Carolina State University","ror":"https://ror.org/04tj63d06","country_code":"US","type":"education","lineage":["https://openalex.org/I137902535"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sanghoon Lee","raw_affiliation_strings":["North Carolina State University, Raleigh","North Carolina State University, Raleigh#TAB#"],"affiliations":[{"raw_affiliation_string":"North Carolina State University, Raleigh","institution_ids":["https://openalex.org/I137902535"]},{"raw_affiliation_string":"North Carolina State University, Raleigh#TAB#","institution_ids":["https://openalex.org/I137902535"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5066115006","display_name":"James Tuck","orcid":"https://orcid.org/0000-0001-8975-0294"},"institutions":[{"id":"https://openalex.org/I137902535","display_name":"North Carolina State University","ror":"https://ror.org/04tj63d06","country_code":"US","type":"education","lineage":["https://openalex.org/I137902535"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"James Tuck","raw_affiliation_strings":["North Carolina State University, Raleigh","North Carolina State University, Raleigh#TAB#"],"affiliations":[{"raw_affiliation_string":"North Carolina State University, Raleigh","institution_ids":["https://openalex.org/I137902535"]},{"raw_affiliation_string":"North Carolina State University, Raleigh#TAB#","institution_ids":["https://openalex.org/I137902535"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5061775189","display_name":"Yan Solihin","orcid":"https://orcid.org/0000-0002-8863-941X"},"institutions":[{"id":"https://openalex.org/I137902535","display_name":"North Carolina State University","ror":"https://ror.org/04tj63d06","country_code":"US","type":"education","lineage":["https://openalex.org/I137902535"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Yan Solihin","raw_affiliation_strings":["North Carolina State University, Raleigh","North Carolina State University, Raleigh#TAB#"],"affiliations":[{"raw_affiliation_string":"North Carolina State University, Raleigh","institution_ids":["https://openalex.org/I137902535"]},{"raw_affiliation_string":"North Carolina State University, Raleigh#TAB#","institution_ids":["https://openalex.org/I137902535"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5074406596"],"corresponding_institution_ids":["https://openalex.org/I137902535"],"apc_list":null,"apc_paid":null,"fwci":0.7915,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.73941786,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"35","last_page":"42"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10772","display_name":"Distributed systems and fault tolerance","score":0.9965000152587891,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","score":0.9961000084877014,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.857822060585022},{"id":"https://openalex.org/keywords/exploit","display_name":"Exploit","score":0.7003350853919983},{"id":"https://openalex.org/keywords/heap","display_name":"Heap (data structure)","score":0.6405688524246216},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.6084390878677368},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.5807294249534607},{"id":"https://openalex.org/keywords/thread","display_name":"Thread (computing)","score":0.5060431361198425},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.4997391700744629},{"id":"https://openalex.org/keywords/c-dynamic-memory-allocation","display_name":"C dynamic memory allocation","score":0.430970162153244},{"id":"https://openalex.org/keywords/multithreading","display_name":"Multithreading","score":0.41036462783813477},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3784308433532715},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.3452081084251404},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.34189894795417786},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.1504194736480713},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.1183042824268341},{"id":"https://openalex.org/keywords/computer-security","display_name":"Computer security","score":0.08001089096069336}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.857822060585022},{"id":"https://openalex.org/C165696696","wikidata":"https://www.wikidata.org/wiki/Q11287","display_name":"Exploit","level":2,"score":0.7003350853919983},{"id":"https://openalex.org/C134757568","wikidata":"https://www.wikidata.org/wiki/Q274089","display_name":"Heap (data structure)","level":2,"score":0.6405688524246216},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6084390878677368},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.5807294249534607},{"id":"https://openalex.org/C138101251","wikidata":"https://www.wikidata.org/wiki/Q213092","display_name":"Thread (computing)","level":2,"score":0.5060431361198425},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.4997391700744629},{"id":"https://openalex.org/C34339311","wikidata":"https://www.wikidata.org/wiki/Q1050390","display_name":"C dynamic memory allocation","level":4,"score":0.430970162153244},{"id":"https://openalex.org/C201410400","wikidata":"https://www.wikidata.org/wiki/Q1064412","display_name":"Multithreading","level":3,"score":0.41036462783813477},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3784308433532715},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.3452081084251404},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.34189894795417786},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.1504194736480713},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.1183042824268341},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.08001089096069336}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1621960.1621967","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1621960.1621967","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 10th workshop on MEmory performance: DEaling with Applications, systems and architecture","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G7790814056","display_name":null,"funder_award_id":"CNS-0834664","funder_id":"https://openalex.org/F4320337388","funder_display_name":"Division of Computer and Network Systems"}],"funders":[{"id":"https://openalex.org/F4320337388","display_name":"Division of Computer and Network Systems","ror":"https://ror.org/02rdzmk74"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":44,"referenced_works":["https://openalex.org/W127722551","https://openalex.org/W179907573","https://openalex.org/W1490137709","https://openalex.org/W1543182901","https://openalex.org/W1899349177","https://openalex.org/W1970854199","https://openalex.org/W1980856624","https://openalex.org/W1990284370","https://openalex.org/W1990421520","https://openalex.org/W1991227647","https://openalex.org/W2010459485","https://openalex.org/W2016779705","https://openalex.org/W2038897371","https://openalex.org/W2042681303","https://openalex.org/W2061511578","https://openalex.org/W2073469224","https://openalex.org/W2096107131","https://openalex.org/W2105194472","https://openalex.org/W2105754437","https://openalex.org/W2111069040","https://openalex.org/W2112393653","https://openalex.org/W2116730320","https://openalex.org/W2118420116","https://openalex.org/W2120274141","https://openalex.org/W2122491468","https://openalex.org/W2128274900","https://openalex.org/W2136764572","https://openalex.org/W2143068308","https://openalex.org/W2143345821","https://openalex.org/W2147278401","https://openalex.org/W2154554979","https://openalex.org/W2155010932","https://openalex.org/W2156399316","https://openalex.org/W2163365446","https://openalex.org/W2171154901","https://openalex.org/W2616927224","https://openalex.org/W3004512932","https://openalex.org/W3006595492","https://openalex.org/W3023634467","https://openalex.org/W3033281991","https://openalex.org/W4236944756","https://openalex.org/W4236948309","https://openalex.org/W4253122752","https://openalex.org/W6632560750"],"related_works":["https://openalex.org/W2482815832","https://openalex.org/W2294358097","https://openalex.org/W2189498595","https://openalex.org/W1993191611","https://openalex.org/W1999755551","https://openalex.org/W2150820374","https://openalex.org/W4238392246","https://openalex.org/W2578331457","https://openalex.org/W2029518214","https://openalex.org/W3142189107"],"abstract_inverted_index":{"Dynamic":[0],"memory":[1,31,48],"management":[2,32,49],"is":[3,42],"one":[4,23],"of":[5,25],"the":[6,52],"most":[7],"ubiquitous":[8],"and":[9],"expensive":[10],"operations":[11],"in":[12,29],"many":[13],"C/C++":[14,17],"applications.":[15],"Some":[16],"programs":[18],"might":[19],"spend":[20],"up":[21,57],"to":[22,44],"third":[24],"their":[26],"execution":[27],"time":[28],"dynamic":[30,47],"routines.":[33],"With":[34],"multicore":[35],"processors":[36],"as":[37],"a":[38],"mainstream":[39],"architecture,":[40],"it":[41],"important":[43],"investigate":[45],"how":[46],"can":[50],"exploit":[51],"multi-core":[53],"parallelism":[54],"for":[55],"speeding":[56],"sequential":[58],"programs.":[59]},"counts_by_year":[{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}