{"id":"https://openalex.org/W2033175254","doi":"https://doi.org/10.1145/1601896.1601964","title":"Design validation of multithreaded architectures using concurrent threads evolution","display_name":"Design validation of multithreaded architectures using concurrent threads evolution","publication_year":2009,"publication_date":"2009-08-31","ids":{"openalex":"https://openalex.org/W2033175254","doi":"https://doi.org/10.1145/1601896.1601964","mag":"2033175254"},"language":"en","primary_location":{"id":"doi:10.1145/1601896.1601964","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1601896.1601964","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 22nd Annual Symposium on Integrated Circuits and System Design: Chip on the Dunes","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5006622079","display_name":"D. Ravotto","orcid":null},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Polytechnic University of Turin","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":true,"raw_author_name":"D. Ravotto","raw_affiliation_strings":["Politecnico di Torino, Italy","Politecnico di Torino, (Italy)"],"affiliations":[{"raw_affiliation_string":"Politecnico di Torino, Italy","institution_ids":["https://openalex.org/I177477856"]},{"raw_affiliation_string":"Politecnico di Torino, (Italy)","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5009336869","display_name":"Ernesto S\u00e1nchez","orcid":"https://orcid.org/0000-0002-7042-295X"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Polytechnic University of Turin","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"E. Sanchez","raw_affiliation_strings":["Politecnico di Torino, Italy","Politecnico di Torino, (Italy)"],"affiliations":[{"raw_affiliation_string":"Politecnico di Torino, Italy","institution_ids":["https://openalex.org/I177477856"]},{"raw_affiliation_string":"Politecnico di Torino, (Italy)","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5058555274","display_name":"M. Sonza Reorda","orcid":"https://orcid.org/0000-0003-2899-7669"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Polytechnic University of Turin","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"M. Sonza Reorda","raw_affiliation_strings":["Politecnico di Torino, Italy","Politecnico di Torino, (Italy)"],"affiliations":[{"raw_affiliation_string":"Politecnico di Torino, Italy","institution_ids":["https://openalex.org/I177477856"]},{"raw_affiliation_string":"Politecnico di Torino, (Italy)","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5024501121","display_name":"Giovanni Squillero","orcid":"https://orcid.org/0000-0001-5784-6435"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Polytechnic University of Turin","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"G. Squillero","raw_affiliation_strings":["Politecnico di Torino, Italy","Politecnico di Torino, (Italy)"],"affiliations":[{"raw_affiliation_string":"Politecnico di Torino, Italy","institution_ids":["https://openalex.org/I177477856"]},{"raw_affiliation_string":"Politecnico di Torino, (Italy)","institution_ids":["https://openalex.org/I177477856"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5006622079"],"corresponding_institution_ids":["https://openalex.org/I177477856"],"apc_list":null,"apc_paid":null,"fwci":1.071,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.77646391,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10743","display_name":"Software Testing and Debugging Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1712","display_name":"Software"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/multithreading","display_name":"Multithreading","score":0.8697832226753235},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8346825838088989},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.511188805103302},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.5059241652488708},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5015048980712891},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.47452035546302795},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.346574604511261},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.33976686000823975},{"id":"https://openalex.org/keywords/thread","display_name":"Thread (computing)","score":0.21479177474975586},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.17704537510871887}],"concepts":[{"id":"https://openalex.org/C201410400","wikidata":"https://www.wikidata.org/wiki/Q1064412","display_name":"Multithreading","level":3,"score":0.8697832226753235},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8346825838088989},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.511188805103302},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.5059241652488708},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5015048980712891},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.47452035546302795},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.346574604511261},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.33976686000823975},{"id":"https://openalex.org/C138101251","wikidata":"https://www.wikidata.org/wiki/Q213092","display_name":"Thread (computing)","level":2,"score":0.21479177474975586},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.17704537510871887}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1145/1601896.1601964","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1601896.1601964","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 22nd Annual Symposium on Integrated Circuits and System Design: Chip on the Dunes","raw_type":"proceedings-article"},{"id":"pmh:oai:porto.polito.it:2298072","is_oa":false,"landing_page_url":"http://porto.polito.it/2298072/","pdf_url":null,"source":{"id":"https://openalex.org/S4306402038","display_name":"PORTO Publications Open Repository TOrino (Politecnico di Torino)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I177477856","host_organization_name":"Politecnico di Torino","host_organization_lineage":["https://openalex.org/I177477856"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.5199999809265137}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W1494164631","https://openalex.org/W1566072248","https://openalex.org/W2011645538","https://openalex.org/W2016126615","https://openalex.org/W2026584294","https://openalex.org/W2069736170","https://openalex.org/W2097027490","https://openalex.org/W2098165956","https://openalex.org/W2102853656","https://openalex.org/W2103258167","https://openalex.org/W2107519162","https://openalex.org/W2110011370","https://openalex.org/W2120623098","https://openalex.org/W2123388159","https://openalex.org/W2123783298","https://openalex.org/W2136357775","https://openalex.org/W2155341425"],"related_works":["https://openalex.org/W2482815832","https://openalex.org/W2294358097","https://openalex.org/W2189498595","https://openalex.org/W1999755551","https://openalex.org/W1993191611","https://openalex.org/W4238392246","https://openalex.org/W2578331457","https://openalex.org/W4248655967","https://openalex.org/W2029518214","https://openalex.org/W2138520521"],"abstract_inverted_index":{"Within":[0],"the":[1,12,39,72,113,118,121],"design":[2,43],"arena":[3],"of":[4,14,27,82,120],"modern":[5,67],"devices":[6],"based":[7],"on":[8,24,108],"cutting-edge":[9],"processor":[10,28,83],"cores,":[11],"availability":[13],"effective":[15],"verification,":[16],"validation":[17],"and":[18,44,49,85],"test":[19,58,98],"methodologies":[20],"able":[21,62,100],"to":[22,63,101],"work":[23],"high-level":[25],"descriptions":[26,81],"cores":[29,84],"represents":[30],"an":[31,87],"interesting":[32],"advantage,":[33],"since":[34],"it":[35],"can":[36],"dramatically":[37],"reduce":[38],"overall":[40],"time":[41],"for":[42],"manufacturing,":[45],"while":[46],"improving":[47],"yield":[48],"quality.":[50],"In":[51],"this":[52],"paper":[53],"we":[54],"propose":[55],"a":[56,97,109],"semi-automatic":[57],"program":[59],"generation":[60],"technique":[61],"target":[64],"modules":[65],"in":[66],"computer":[68],"architectures":[69],"that":[70],"implement":[71],"multithreading":[73],"paradigm.":[74],"The":[75],"methodology":[76],"starts":[77],"from":[78],"high":[79],"level":[80],"using":[86],"incremental":[88],"multi-run":[89],"approach":[90],"produces,":[91],"with":[92],"very":[93],"limited":[94],"manual":[95],"intervention,":[96],"set":[99],"maximize":[102],"verification":[103],"metrics.":[104],"Experimental":[105],"results":[106],"gathered":[107],"real":[110],"complex":[111],"design,":[112],"OpenSPARC\u2122":[114],"T2":[115],"core,":[116],"show":[117],"effectiveness":[119],"proposed":[122],"methodology.":[123]},"counts_by_year":[{"year":2012,"cited_by_count":1}],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}