{"id":"https://openalex.org/W2003496710","doi":"https://doi.org/10.1145/1601896.1601963","title":"Functional verification of power gate design in SystemC RTL","display_name":"Functional verification of power gate design in SystemC RTL","publication_year":2009,"publication_date":"2009-08-31","ids":{"openalex":"https://openalex.org/W2003496710","doi":"https://doi.org/10.1145/1601896.1601963","mag":"2003496710"},"language":"en","primary_location":{"id":"doi:10.1145/1601896.1601963","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1601896.1601963","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 22nd Annual Symposium on Integrated Circuits and System Design: Chip on the Dunes","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5074079112","display_name":"George Sobral Silveira","orcid":null},"institutions":[{"id":"https://openalex.org/I41455075","display_name":"Universidade Federal de Campina Grande","ror":"https://ror.org/00eftnx64","country_code":"BR","type":"education","lineage":["https://openalex.org/I41455075"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"George Sobral Silveira","raw_affiliation_strings":["Universidade Federal de Campina Grande, Campina Grande, PB - Brazil","Universidade Federal de Campina Grande. Campina Grande, PB, Brazil"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Universidade Federal de Campina Grande, Campina Grande, PB - Brazil","institution_ids":["https://openalex.org/I41455075"]},{"raw_affiliation_string":"Universidade Federal de Campina Grande. Campina Grande, PB, Brazil","institution_ids":["https://openalex.org/I41455075"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5081680179","display_name":"Alisson V. Brito","orcid":"https://orcid.org/0000-0001-5215-443X"},"institutions":[{"id":"https://openalex.org/I169045520","display_name":"Universidade Federal da Para\u00edba","ror":"https://ror.org/00p9vpz11","country_code":"BR","type":"education","lineage":["https://openalex.org/I169045520"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Alisson Vasconcelos Brito","raw_affiliation_strings":["Universidade Federal da Para\u00edba, Center Rio Tinto, PB - Brazil"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Universidade Federal da Para\u00edba, Center Rio Tinto, PB - Brazil","institution_ids":["https://openalex.org/I169045520"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5038249802","display_name":"Elmar U. K. Melcher","orcid":"https://orcid.org/0000-0003-0560-1131"},"institutions":[{"id":"https://openalex.org/I41455075","display_name":"Universidade Federal de Campina Grande","ror":"https://ror.org/00eftnx64","country_code":"BR","type":"education","lineage":["https://openalex.org/I41455075"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Elmar U. K. Melcher","raw_affiliation_strings":["Universidade Federal de Campina Grande, Campina Grande, PB - Brazil","Universidade Federal de Campina Grande. Campina Grande, PB, Brazil"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Universidade Federal de Campina Grande, Campina Grande, PB - Brazil","institution_ids":["https://openalex.org/I41455075"]},{"raw_affiliation_string":"Universidade Federal de Campina Grande. Campina Grande, PB, Brazil","institution_ids":["https://openalex.org/I41455075"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/systemc","display_name":"SystemC","score":0.889412522315979},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6742551326751709},{"id":"https://openalex.org/keywords/functional-verification","display_name":"Functional verification","score":0.6407725811004639},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.6365084648132324},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.48944082856178284},{"id":"https://openalex.org/keywords/electronic-system-level-design-and-verification","display_name":"Electronic system-level design and verification","score":0.4741857945919037},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.46979770064353943},{"id":"https://openalex.org/keywords/formal-verification","display_name":"Formal verification","score":0.4558493196964264},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.44944196939468384},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.4492826759815216},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4134274423122406},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.34180089831352234},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.3389586806297302},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1738521158695221}],"concepts":[{"id":"https://openalex.org/C2776928060","wikidata":"https://www.wikidata.org/wiki/Q1753563","display_name":"SystemC","level":2,"score":0.889412522315979},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6742551326751709},{"id":"https://openalex.org/C62460635","wikidata":"https://www.wikidata.org/wiki/Q5508853","display_name":"Functional verification","level":3,"score":0.6407725811004639},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.6365084648132324},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.48944082856178284},{"id":"https://openalex.org/C77495112","wikidata":"https://www.wikidata.org/wiki/Q5358436","display_name":"Electronic system-level design and verification","level":2,"score":0.4741857945919037},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.46979770064353943},{"id":"https://openalex.org/C111498074","wikidata":"https://www.wikidata.org/wiki/Q173326","display_name":"Formal verification","level":2,"score":0.4558493196964264},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.44944196939468384},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.4492826759815216},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4134274423122406},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.34180089831352234},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.3389586806297302},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1738521158695221},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1601896.1601963","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1601896.1601963","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 22nd Annual Symposium on Integrated Circuits and System Design: Chip on the Dunes","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.7699999809265137}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":5,"referenced_works":["https://openalex.org/W1582019256","https://openalex.org/W1980946984","https://openalex.org/W2100708793","https://openalex.org/W2148740615","https://openalex.org/W2161229326"],"related_works":["https://openalex.org/W2166358658","https://openalex.org/W2975035977","https://openalex.org/W2139939460","https://openalex.org/W2226016578","https://openalex.org/W2079291856","https://openalex.org/W2359630088","https://openalex.org/W2133642747","https://openalex.org/W2138506581","https://openalex.org/W1603163876","https://openalex.org/W3047418593"],"abstract_inverted_index":{"With":[0],"the":[1,15,34,45,50,54,63,76,84,91,130,139,148,151,155,158],"growth":[2],"of":[3,5,36,39,53,62,90,106,117,132,150,154],"number":[4],"transistors,":[6],"thermal":[7],"density":[8],"and":[9,29,60,100,147],"market":[10],"drive":[11],"towards":[12],"battery":[13],"power,":[14],"necessity":[16],"to":[17,72,86,110,128],"develop":[18],"low":[19,94],"power":[20,95,118,133],"integrated":[21],"circuits":[22],"is":[23,42,102,109,126],"evident.":[24],"There":[25,41],"are":[26],"several":[27],"methodologies":[28],"techniques":[30,46],"that":[31,44],"help":[32],"in":[33,49,58,70,98,121],"development":[35],"this":[37,82,107,145],"type":[38],"SoC.":[40],"consensus":[43],"when":[47],"applied":[48,74],"initial":[51],"phases":[52],"design":[55,59,96,120,156],"flow,":[56],"especially":[57],"architecture":[61],"system":[64,92],"have":[65],"a":[66,112],"higher":[67],"impact":[68],"factor":[69],"relation":[71],"those":[73],"during":[75],"implementation":[77],"or":[78],"layout":[79],"phase.":[80],"Considering":[81],"fact,":[83],"possibility":[85],"accomplish":[87],"functional":[88,115,152],"verification":[89,116,153],"with":[93],"modeled":[97],"TLM":[99],"RTL":[101],"attractive.":[103],"The":[104],"purpose":[105,146],"paper":[108],"show":[111],"method":[113],"for":[114,138,144],"gate":[119,134],"RTL.":[122],"A":[123],"case":[124],"study":[125],"presented":[127],"demonstrate":[129],"application":[131],"using":[135,157],"new":[136],"features":[137],"OSCI":[140],"SystemC":[141],"simulator":[142],"developed":[143],"accomplishment":[149],"VeriSC":[159],"methodology.":[160]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2013,"cited_by_count":2},{"year":2012,"cited_by_count":2}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}