{"id":"https://openalex.org/W2081500021","doi":"https://doi.org/10.1145/1601896.1601959","title":"Protecting digital circuits against hold time violation due to process variability","display_name":"Protecting digital circuits against hold time violation due to process variability","publication_year":2009,"publication_date":"2009-08-31","ids":{"openalex":"https://openalex.org/W2081500021","doi":"https://doi.org/10.1145/1601896.1601959","mag":"2081500021"},"language":"en","primary_location":{"id":"doi:10.1145/1601896.1601959","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1601896.1601959","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 22nd Annual Symposium on Integrated Circuits and System Design: Chip on the Dunes","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5037400337","display_name":"Gustavo Neuberger","orcid":null},"institutions":[{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Gustavo Neuberger","raw_affiliation_strings":["Universidade Federal do Rio Grande do Sul (UFRGS), Porto Aleqre -- RS- Brazil","Universidade Federal do Rio Grande do Sul (UFRGS), Porto Aleqre -- RS- Brazil#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Universidade Federal do Rio Grande do Sul (UFRGS), Porto Aleqre -- RS- Brazil","institution_ids":["https://openalex.org/I130442723"]},{"raw_affiliation_string":"Universidade Federal do Rio Grande do Sul (UFRGS), Porto Aleqre -- RS- Brazil#TAB#","institution_ids":["https://openalex.org/I130442723"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5022015482","display_name":"Gilson Wirth","orcid":"https://orcid.org/0000-0002-4990-5113"},"institutions":[{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Gilson Wirth","raw_affiliation_strings":["Universidade Federal do Rio Grande do Sul (UFRGS), Porto Aleqre -- RS- Brazil","Universidade Federal do Rio Grande do Sul (UFRGS), Porto Aleqre -- RS- Brazil#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Universidade Federal do Rio Grande do Sul (UFRGS), Porto Aleqre -- RS- Brazil","institution_ids":["https://openalex.org/I130442723"]},{"raw_affiliation_string":"Universidade Federal do Rio Grande do Sul (UFRGS), Porto Aleqre -- RS- Brazil#TAB#","institution_ids":["https://openalex.org/I130442723"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5108043721","display_name":"Ricardo Reis","orcid":"https://orcid.org/0000-0001-5781-5858"},"institutions":[{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Ricardo Reis","raw_affiliation_strings":["Universidade Federal do Rio Grande do Sul (UFRGS), Porto Aleqre -- RS- Brazil","Universidade Federal do Rio Grande do Sul (UFRGS), Porto Aleqre -- RS- Brazil#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Universidade Federal do Rio Grande do Sul (UFRGS), Porto Aleqre -- RS- Brazil","institution_ids":["https://openalex.org/I130442723"]},{"raw_affiliation_string":"Universidade Federal do Rio Grande do Sul (UFRGS), Porto Aleqre -- RS- Brazil#TAB#","institution_ids":["https://openalex.org/I130442723"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I130442723"],"apc_list":null,"apc_paid":null,"fwci":0.6005,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.71525291,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/padding","display_name":"Padding","score":0.8863235712051392},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6645126342773438},{"id":"https://openalex.org/keywords/skew","display_name":"Skew","score":0.6333602070808411},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.5966043472290039},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5184087753295898},{"id":"https://openalex.org/keywords/process-variation","display_name":"Process variation","score":0.4957669675350189},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.491193026304245},{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.4526122510433197},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.41613703966140747},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3921615481376648},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.38676729798316956},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.20915794372558594},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.19555148482322693},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.1697571873664856},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.16155314445495605},{"id":"https://openalex.org/keywords/computer-security","display_name":"Computer security","score":0.13813424110412598},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.13240793347358704}],"concepts":[{"id":"https://openalex.org/C165435473","wikidata":"https://www.wikidata.org/wiki/Q1509884","display_name":"Padding","level":2,"score":0.8863235712051392},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6645126342773438},{"id":"https://openalex.org/C43711488","wikidata":"https://www.wikidata.org/wiki/Q7534783","display_name":"Skew","level":2,"score":0.6333602070808411},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.5966043472290039},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5184087753295898},{"id":"https://openalex.org/C93389723","wikidata":"https://www.wikidata.org/wiki/Q7247313","display_name":"Process variation","level":3,"score":0.4957669675350189},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.491193026304245},{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.4526122510433197},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.41613703966140747},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3921615481376648},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.38676729798316956},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.20915794372558594},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.19555148482322693},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.1697571873664856},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.16155314445495605},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.13813424110412598},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.13240793347358704},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1601896.1601959","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1601896.1601959","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 22nd Annual Symposium on Integrated Circuits and System Design: Chip on the Dunes","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Peace, Justice and strong institutions","id":"https://metadata.un.org/sdg/16","score":0.7300000190734863}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":40,"referenced_works":["https://openalex.org/W597511998","https://openalex.org/W1239233946","https://openalex.org/W1480720168","https://openalex.org/W1487528602","https://openalex.org/W1507504962","https://openalex.org/W1528914157","https://openalex.org/W1544623790","https://openalex.org/W1574542534","https://openalex.org/W1582858397","https://openalex.org/W1741586657","https://openalex.org/W1973429805","https://openalex.org/W1975112218","https://openalex.org/W1979355422","https://openalex.org/W1984031131","https://openalex.org/W1985225370","https://openalex.org/W1992025965","https://openalex.org/W2034270777","https://openalex.org/W2059495589","https://openalex.org/W2069353545","https://openalex.org/W2075400577","https://openalex.org/W2075851722","https://openalex.org/W2085822974","https://openalex.org/W2088115909","https://openalex.org/W2109100207","https://openalex.org/W2109195618","https://openalex.org/W2117889864","https://openalex.org/W2119211217","https://openalex.org/W2123072391","https://openalex.org/W2123512677","https://openalex.org/W2124460294","https://openalex.org/W2125169487","https://openalex.org/W2130485399","https://openalex.org/W2137380462","https://openalex.org/W2152760457","https://openalex.org/W2162932423","https://openalex.org/W2167232152","https://openalex.org/W2168745915","https://openalex.org/W2254447562","https://openalex.org/W3103339143","https://openalex.org/W4230256307"],"related_works":["https://openalex.org/W2164834710","https://openalex.org/W4232019485","https://openalex.org/W2028052815","https://openalex.org/W4327499872","https://openalex.org/W2123512677","https://openalex.org/W2116259070","https://openalex.org/W2128528443","https://openalex.org/W2066822161","https://openalex.org/W2097706495","https://openalex.org/W2070074868"],"abstract_inverted_index":{"Statistical":[0],"process":[1,125],"variations":[2],"are":[3,79],"a":[4,43],"critical":[5],"issue":[6],"to":[7,12,73,117,136,139],"define":[8],"circuit":[9],"design":[10,107],"strategies":[11],"ensure":[13],"high":[14],"yield":[15],"in":[16,27,33,121],"sub-100nm":[17],"technologies.":[18,30],"This":[19,55],"work":[20],"focuses":[21],"on":[22],"hold":[23,49,76],"time":[24,50,77,108],"violation":[25,51,56],"probabilities":[26],"sub-100":[28],"nm":[29],"The":[31,129],"variability":[32,126],"flip-flop":[34,63],"race":[35,83],"immunity":[36,84],"and":[37,42,67,86,94],"clock":[38],"skew":[39],"is":[40,53,58,103,113,127],"evaluated,":[41],"methodology":[44],"for":[45],"the":[46,109],"estimation":[47],"of":[48,89],"probability":[52,57],"developed.":[54],"analyzed":[59],"at":[60,106],"different":[61,71,92],"technologies,":[62],"strength,":[64],"supply":[65],"voltage":[66],"padding.":[68,87,114],"Then":[69],"three":[70],"methods":[72],"protect":[74,140],"against":[75,141],"violations":[78],"evaluated:":[80],"Vdd":[81],"reduction,":[82],"increase,":[85],"Each":[88],"them":[90],"has":[91],"advantages":[93],"drawbacks":[95],"that":[96,105],"must":[97],"be":[98,133],"taken":[99],"into":[100],"account.":[101],"It":[102],"shown":[104],"most":[110],"effective":[111],"method":[112],"An":[115],"algorithm":[116,131],"automatically":[118],"insert":[119],"padding":[120],"digital":[122],"circuits":[123],"considering":[124],"presented.":[128],"proposed":[130],"will":[132],"evaluated":[134],"compared":[135],"other":[137],"ways":[138],"violations.":[142]},"counts_by_year":[{"year":2016,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}