{"id":"https://openalex.org/W2040691915","doi":"https://doi.org/10.1145/1601896.1601903","title":"Low-power inter-core communication through cache partitioning in embedded multiprocessors","display_name":"Low-power inter-core communication through cache partitioning in embedded multiprocessors","publication_year":2009,"publication_date":"2009-08-31","ids":{"openalex":"https://openalex.org/W2040691915","doi":"https://doi.org/10.1145/1601896.1601903","mag":"2040691915"},"language":"en","primary_location":{"id":"doi:10.1145/1601896.1601903","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1601896.1601903","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 22nd Annual Symposium on Integrated Circuits and System Design: Chip on the Dunes","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5035737082","display_name":"Chenjie Yu","orcid":"https://orcid.org/0000-0002-6734-6247"},"institutions":[{"id":"https://openalex.org/I66946132","display_name":"University of Maryland, College Park","ror":"https://ror.org/047s2c258","country_code":"US","type":"education","lineage":["https://openalex.org/I66946132"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Chenjie Yu","raw_affiliation_strings":["University of Maryland, College Park"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Maryland, College Park","institution_ids":["https://openalex.org/I66946132"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102081079","display_name":"Xiangrong Zhou","orcid":null},"institutions":[{"id":"https://openalex.org/I117965899","display_name":"University of Hawai\u02bbi at M\u0101noa","ror":"https://ror.org/01wspgy28","country_code":"US","type":"education","lineage":["https://openalex.org/I117965899"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Xiangrong Zhou","raw_affiliation_strings":["University of Hawaii, Manoa","university of hawaii manoa"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Hawaii, Manoa","institution_ids":["https://openalex.org/I117965899"]},{"raw_affiliation_string":"university of hawaii manoa","institution_ids":["https://openalex.org/I117965899"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5055465444","display_name":"\u041f. \u041f. \u041f\u0435\u0442\u0440\u043e\u0432","orcid":"https://orcid.org/0000-0001-5551-4963"},"institutions":[{"id":"https://openalex.org/I66946132","display_name":"University of Maryland, College Park","ror":"https://ror.org/047s2c258","country_code":"US","type":"education","lineage":["https://openalex.org/I66946132"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Peter Petrov","raw_affiliation_strings":["University of Maryland, College Park"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Maryland, College Park","institution_ids":["https://openalex.org/I66946132"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.09576079,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8799927234649658},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.7425991296768188},{"id":"https://openalex.org/keywords/cache-invalidation","display_name":"Cache invalidation","score":0.6772758364677429},{"id":"https://openalex.org/keywords/cache-coherence","display_name":"Cache coherence","score":0.6513968706130981},{"id":"https://openalex.org/keywords/cache-algorithms","display_name":"Cache algorithms","score":0.6435222625732422},{"id":"https://openalex.org/keywords/bus-sniffing","display_name":"Bus sniffing","score":0.6346295475959778},{"id":"https://openalex.org/keywords/cache-pollution","display_name":"Cache pollution","score":0.6059311032295227},{"id":"https://openalex.org/keywords/cache-coloring","display_name":"Cache coloring","score":0.5776477456092834},{"id":"https://openalex.org/keywords/smart-cache","display_name":"Smart Cache","score":0.5695566534996033},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5496845245361328},{"id":"https://openalex.org/keywords/mesi-protocol","display_name":"MESI protocol","score":0.48707130551338196},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.41408324241638184},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4112364947795868},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.36270397901535034},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.354020357131958},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.3174033463001251}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8799927234649658},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.7425991296768188},{"id":"https://openalex.org/C25536678","wikidata":"https://www.wikidata.org/wiki/Q5015977","display_name":"Cache invalidation","level":5,"score":0.6772758364677429},{"id":"https://openalex.org/C141917322","wikidata":"https://www.wikidata.org/wiki/Q1025017","display_name":"Cache coherence","level":5,"score":0.6513968706130981},{"id":"https://openalex.org/C38556500","wikidata":"https://www.wikidata.org/wiki/Q13404475","display_name":"Cache algorithms","level":4,"score":0.6435222625732422},{"id":"https://openalex.org/C51185590","wikidata":"https://www.wikidata.org/wiki/Q1017228","display_name":"Bus sniffing","level":5,"score":0.6346295475959778},{"id":"https://openalex.org/C113166858","wikidata":"https://www.wikidata.org/wiki/Q5015981","display_name":"Cache pollution","level":5,"score":0.6059311032295227},{"id":"https://openalex.org/C201148951","wikidata":"https://www.wikidata.org/wiki/Q5015976","display_name":"Cache coloring","level":4,"score":0.5776477456092834},{"id":"https://openalex.org/C167713795","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"Smart Cache","level":5,"score":0.5695566534996033},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5496845245361328},{"id":"https://openalex.org/C120936851","wikidata":"https://www.wikidata.org/wiki/Q1408065","display_name":"MESI protocol","level":5,"score":0.48707130551338196},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.41408324241638184},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4112364947795868},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.36270397901535034},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.354020357131958},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.3174033463001251}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1601896.1601903","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1601896.1601903","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 22nd Annual Symposium on Integrated Circuits and System Design: Chip on the Dunes","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.8799999952316284,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":21,"referenced_works":["https://openalex.org/W285882519","https://openalex.org/W1686420892","https://openalex.org/W2034147186","https://openalex.org/W2044206819","https://openalex.org/W2079555365","https://openalex.org/W2101251064","https://openalex.org/W2101308451","https://openalex.org/W2116751788","https://openalex.org/W2117285153","https://openalex.org/W2141103990","https://openalex.org/W2147077996","https://openalex.org/W2148103955","https://openalex.org/W2151307463","https://openalex.org/W2161767397","https://openalex.org/W2170806963","https://openalex.org/W2171589621","https://openalex.org/W2487868278","https://openalex.org/W2552262527","https://openalex.org/W3034699553","https://openalex.org/W4238182192","https://openalex.org/W6610355372"],"related_works":["https://openalex.org/W2584505417","https://openalex.org/W4312759433","https://openalex.org/W4304166325","https://openalex.org/W2057019356","https://openalex.org/W2290179447","https://openalex.org/W273173017","https://openalex.org/W2046654858","https://openalex.org/W2152423944","https://openalex.org/W2184371594","https://openalex.org/W2148571123"],"abstract_inverted_index":{"We":[0],"present":[1],"an":[2],"application-driven":[3,56,165],"customization":[4],"methodology":[5,14],"for":[6,40],"energy-efficient":[7,27],"inter-core":[8,67],"communication":[9],"in":[10,101,132,158],"embedded":[11],"multiprocessors.":[12],"The":[13,35,55,70],"leverages":[15],"configurable":[16],"cache":[17,58,81,107,123,129,167],"architectures":[18],"and":[19,22,32,62,113,142,148],"integrates":[20],"software":[21],"hardware":[23],"support":[24],"to":[25,51,78,119],"achieve":[26],"data":[28,57,68,85,90,147,152],"sharing":[29],"between":[30],"producer":[31],"consumer":[33],"tasks.":[34],"technique":[36,76],"is":[37,77,154],"especially":[38],"beneficial":[39],"data-streaming":[41],"applications":[42],"exploiting":[43],"pipeline":[44],"parallelism":[45],"where":[46],"computational":[47],"phases":[48],"are":[49],"mapped":[50],"separate":[52,79],"processor":[53,112,141],"cores.":[54],"partitioning":[59,82,98],"achieves":[60],"low-power":[61],"low-latency":[63],"(no":[64],"coherence":[65,115,143],"misses)":[66],"sharing.":[69],"basic":[71],"premise":[72],"of":[73,126,164],"the":[74,83,87,102,111,114,127,149,161],"proposed":[75],"through":[80],"private":[84,146],"from":[86],"several":[88,150],"shared":[89,151],"buffers":[91,153],"used":[92],"by":[93,110,139],"each":[94],"producer/consumer":[95],"task.":[96],"Such":[97],"will":[99,117],"result":[100],"following":[103],"benefits:":[104],"1)":[105],"Data":[106],"accesses":[108],"caused":[109],"mechanism":[116],"need":[118],"access":[120],"only":[121],"a":[122],"partition":[124],"instead":[125],"entire":[128],"structure,":[130],"resulting":[131],"significant":[133],"power":[134],"reductions;":[135],"2)":[136],"Interference":[137],"(caused":[138],"both":[140],"activities)":[144],"across":[145],"eliminated":[155],"-":[156],"this":[157],"turn":[159],"enables":[160],"efficient":[162],"implementation":[163],"remote":[166],"updates":[168],"at":[169],"synchronization":[170],"boundaries.":[171]},"counts_by_year":[],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}