{"id":"https://openalex.org/W1968238550","doi":"https://doi.org/10.1145/1596543.1596545","title":"REDEFINE","display_name":"REDEFINE","publication_year":2009,"publication_date":"2009-10-01","ids":{"openalex":"https://openalex.org/W1968238550","doi":"https://doi.org/10.1145/1596543.1596545","mag":"1968238550"},"language":"en","primary_location":{"id":"doi:10.1145/1596543.1596545","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1596543.1596545","pdf_url":null,"source":{"id":"https://openalex.org/S136160450","display_name":"ACM Transactions on Embedded Computing Systems","issn_l":"1539-9087","issn":["1539-9087","1558-3465"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Embedded Computing Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5045972727","display_name":"Mythri Alle","orcid":null},"institutions":[{"id":"https://openalex.org/I59270414","display_name":"Indian Institute of Science Bangalore","ror":"https://ror.org/04dese585","country_code":"IN","type":"education","lineage":["https://openalex.org/I59270414"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"Mythri Alle","raw_affiliation_strings":["CAD Lab, SERC, Indian Institute of Science, Bangalore","CAD Lab, SERC, Indian Institute of Science, Bangalore#TAB#"],"affiliations":[{"raw_affiliation_string":"CAD Lab, SERC, Indian Institute of Science, Bangalore","institution_ids":["https://openalex.org/I59270414"]},{"raw_affiliation_string":"CAD Lab, SERC, Indian Institute of Science, Bangalore#TAB#","institution_ids":["https://openalex.org/I59270414"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5033955675","display_name":"Keshavan Varadarajan","orcid":null},"institutions":[{"id":"https://openalex.org/I59270414","display_name":"Indian Institute of Science Bangalore","ror":"https://ror.org/04dese585","country_code":"IN","type":"education","lineage":["https://openalex.org/I59270414"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Keshavan Varadarajan","raw_affiliation_strings":["CAD Lab, SERC, Indian Institute of Science, Bangalore","CAD Lab, SERC, Indian Institute of Science, Bangalore#TAB#"],"affiliations":[{"raw_affiliation_string":"CAD Lab, SERC, Indian Institute of Science, Bangalore","institution_ids":["https://openalex.org/I59270414"]},{"raw_affiliation_string":"CAD Lab, SERC, Indian Institute of Science, Bangalore#TAB#","institution_ids":["https://openalex.org/I59270414"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5075302768","display_name":"Alexander Fell","orcid":"https://orcid.org/0000-0002-9955-2643"},"institutions":[{"id":"https://openalex.org/I59270414","display_name":"Indian Institute of Science Bangalore","ror":"https://ror.org/04dese585","country_code":"IN","type":"education","lineage":["https://openalex.org/I59270414"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Alexander Fell","raw_affiliation_strings":["CAD Lab, SERC, Indian Institute of Science, Bangalore","CAD Lab, SERC, Indian Institute of Science, Bangalore#TAB#"],"affiliations":[{"raw_affiliation_string":"CAD Lab, SERC, Indian Institute of Science, Bangalore","institution_ids":["https://openalex.org/I59270414"]},{"raw_affiliation_string":"CAD Lab, SERC, Indian Institute of Science, Bangalore#TAB#","institution_ids":["https://openalex.org/I59270414"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5097878569","display_name":"Ramesh Reddy C.","orcid":null},"institutions":[{"id":"https://openalex.org/I59270414","display_name":"Indian Institute of Science Bangalore","ror":"https://ror.org/04dese585","country_code":"IN","type":"education","lineage":["https://openalex.org/I59270414"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Ramesh Reddy C.","raw_affiliation_strings":["CAD Lab, SERC, Indian Institute of Science, Bangalore","CAD Lab, SERC, Indian Institute of Science, Bangalore#TAB#"],"affiliations":[{"raw_affiliation_string":"CAD Lab, SERC, Indian Institute of Science, Bangalore","institution_ids":["https://openalex.org/I59270414"]},{"raw_affiliation_string":"CAD Lab, SERC, Indian Institute of Science, Bangalore#TAB#","institution_ids":["https://openalex.org/I59270414"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5017880338","display_name":"Nimmy Joseph","orcid":null},"institutions":[{"id":"https://openalex.org/I59270414","display_name":"Indian Institute of Science Bangalore","ror":"https://ror.org/04dese585","country_code":"IN","type":"education","lineage":["https://openalex.org/I59270414"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Nimmy Joseph","raw_affiliation_strings":["CAD Lab, SERC, Indian Institute of Science, Bangalore","CAD Lab, SERC, Indian Institute of Science, Bangalore#TAB#"],"affiliations":[{"raw_affiliation_string":"CAD Lab, SERC, Indian Institute of Science, Bangalore","institution_ids":["https://openalex.org/I59270414"]},{"raw_affiliation_string":"CAD Lab, SERC, Indian Institute of Science, Bangalore#TAB#","institution_ids":["https://openalex.org/I59270414"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5062490642","display_name":"Saptarsi Das","orcid":null},"institutions":[{"id":"https://openalex.org/I59270414","display_name":"Indian Institute of Science Bangalore","ror":"https://ror.org/04dese585","country_code":"IN","type":"education","lineage":["https://openalex.org/I59270414"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Saptarsi Das","raw_affiliation_strings":["CAD Lab, SERC, Indian Institute of Science, Bangalore","CAD Lab, SERC, Indian Institute of Science, Bangalore#TAB#"],"affiliations":[{"raw_affiliation_string":"CAD Lab, SERC, Indian Institute of Science, Bangalore","institution_ids":["https://openalex.org/I59270414"]},{"raw_affiliation_string":"CAD Lab, SERC, Indian Institute of Science, Bangalore#TAB#","institution_ids":["https://openalex.org/I59270414"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5067285430","display_name":"Prasenjit Biswas","orcid":"https://orcid.org/0000-0003-1608-9049"},"institutions":[{"id":"https://openalex.org/I59270414","display_name":"Indian Institute of Science Bangalore","ror":"https://ror.org/04dese585","country_code":"IN","type":"education","lineage":["https://openalex.org/I59270414"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Prasenjit Biswas","raw_affiliation_strings":["CAD Lab, SERC, Indian Institute of Science, Bangalore","CAD Lab, SERC, Indian Institute of Science, Bangalore#TAB#"],"affiliations":[{"raw_affiliation_string":"CAD Lab, SERC, Indian Institute of Science, Bangalore","institution_ids":["https://openalex.org/I59270414"]},{"raw_affiliation_string":"CAD Lab, SERC, Indian Institute of Science, Bangalore#TAB#","institution_ids":["https://openalex.org/I59270414"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5091651669","display_name":"Jugantor Chetia","orcid":null},"institutions":[{"id":"https://openalex.org/I59270414","display_name":"Indian Institute of Science Bangalore","ror":"https://ror.org/04dese585","country_code":"IN","type":"education","lineage":["https://openalex.org/I59270414"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Jugantor Chetia","raw_affiliation_strings":["CAD Lab, SERC, Indian Institute of Science, Bangalore","CAD Lab, SERC, Indian Institute of Science, Bangalore#TAB#"],"affiliations":[{"raw_affiliation_string":"CAD Lab, SERC, Indian Institute of Science, Bangalore","institution_ids":["https://openalex.org/I59270414"]},{"raw_affiliation_string":"CAD Lab, SERC, Indian Institute of Science, Bangalore#TAB#","institution_ids":["https://openalex.org/I59270414"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111527826","display_name":"A. R. Rao","orcid":null},"institutions":[{"id":"https://openalex.org/I59270414","display_name":"Indian Institute of Science Bangalore","ror":"https://ror.org/04dese585","country_code":"IN","type":"education","lineage":["https://openalex.org/I59270414"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Adarsh Rao","raw_affiliation_strings":["CAD Lab, SERC, Indian Institute of Science, Bangalore","CAD Lab, SERC, Indian Institute of Science, Bangalore#TAB#"],"affiliations":[{"raw_affiliation_string":"CAD Lab, SERC, Indian Institute of Science, Bangalore","institution_ids":["https://openalex.org/I59270414"]},{"raw_affiliation_string":"CAD Lab, SERC, Indian Institute of Science, Bangalore#TAB#","institution_ids":["https://openalex.org/I59270414"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5112000841","display_name":"S. K. Nandy","orcid":null},"institutions":[{"id":"https://openalex.org/I59270414","display_name":"Indian Institute of Science Bangalore","ror":"https://ror.org/04dese585","country_code":"IN","type":"education","lineage":["https://openalex.org/I59270414"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"S. K. Nandy","raw_affiliation_strings":["CAD Lab, SERC, Indian Institute of Science, Bangalore","CAD Lab, SERC, Indian Institute of Science, Bangalore#TAB#"],"affiliations":[{"raw_affiliation_string":"CAD Lab, SERC, Indian Institute of Science, Bangalore","institution_ids":["https://openalex.org/I59270414"]},{"raw_affiliation_string":"CAD Lab, SERC, Indian Institute of Science, Bangalore#TAB#","institution_ids":["https://openalex.org/I59270414"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5102154086","display_name":"Ranjani Narayan","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Ranjani Narayan","raw_affiliation_strings":["Morphing Machines, Bangalore, India"],"affiliations":[{"raw_affiliation_string":"Morphing Machines, Bangalore, India","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":11,"corresponding_author_ids":["https://openalex.org/A5045972727"],"corresponding_institution_ids":["https://openalex.org/I59270414"],"apc_list":null,"apc_paid":null,"fwci":4.2842,"has_fulltext":false,"cited_by_count":59,"citation_normalized_percentile":{"value":0.94484912,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":"9","issue":"2","first_page":"1","last_page":"48"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8883919715881348},{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.6872779726982117},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.6777588129043579},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.596369743347168},{"id":"https://openalex.org/keywords/reconfigurability","display_name":"Reconfigurability","score":0.565586268901825},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5352910757064819},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5020084381103516},{"id":"https://openalex.org/keywords/scheme","display_name":"Scheme (mathematics)","score":0.4365547299385071},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.431330144405365},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.4281070828437805},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.41789448261260986},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4123263359069824},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.18875178694725037},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.16253447532653809}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8883919715881348},{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.6872779726982117},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.6777588129043579},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.596369743347168},{"id":"https://openalex.org/C2780149590","wikidata":"https://www.wikidata.org/wiki/Q7302742","display_name":"Reconfigurability","level":2,"score":0.565586268901825},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5352910757064819},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5020084381103516},{"id":"https://openalex.org/C77618280","wikidata":"https://www.wikidata.org/wiki/Q1155772","display_name":"Scheme (mathematics)","level":2,"score":0.4365547299385071},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.431330144405365},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.4281070828437805},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.41789448261260986},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4123263359069824},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.18875178694725037},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.16253447532653809},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1596543.1596545","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1596543.1596545","pdf_url":null,"source":{"id":"https://openalex.org/S136160450","display_name":"ACM Transactions on Embedded Computing Systems","issn_l":"1539-9087","issn":["1539-9087","1558-3465"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Embedded Computing Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":30,"referenced_works":["https://openalex.org/W1587092156","https://openalex.org/W1976337914","https://openalex.org/W1982205631","https://openalex.org/W1994143452","https://openalex.org/W1995853907","https://openalex.org/W2014977632","https://openalex.org/W2046989116","https://openalex.org/W2058997312","https://openalex.org/W2061171222","https://openalex.org/W2067793446","https://openalex.org/W2104674486","https://openalex.org/W2108727674","https://openalex.org/W2116299797","https://openalex.org/W2120538858","https://openalex.org/W2121082877","https://openalex.org/W2122856172","https://openalex.org/W2124542970","https://openalex.org/W2125357468","https://openalex.org/W2133712953","https://openalex.org/W2135234700","https://openalex.org/W2138235305","https://openalex.org/W2142501475","https://openalex.org/W2153185479","https://openalex.org/W2155597158","https://openalex.org/W2157373341","https://openalex.org/W2172212694","https://openalex.org/W2745045259","https://openalex.org/W3144430200","https://openalex.org/W4210271285","https://openalex.org/W4247115961"],"related_works":["https://openalex.org/W2134422574","https://openalex.org/W2250451487","https://openalex.org/W2114354660","https://openalex.org/W1604320855","https://openalex.org/W2997602288","https://openalex.org/W2014858890","https://openalex.org/W1730231578","https://openalex.org/W2122914389","https://openalex.org/W4281757109","https://openalex.org/W2156644525"],"abstract_inverted_index":{"Emerging":[0],"embedded":[1,289],"applications":[2,16,88,290],"are":[3,63,119,136,161,307],"based":[4],"on":[5,18,133,339],"evolving":[6],"standards":[7,37],"(e.g.,":[8,117],"MPEG2/4,":[9],"H.264/265,":[10],"IEEE802.11a/b/g/n).":[11],"Since":[12],"most":[13],"of":[14,130,150,179,188,190,210,230,258,272,286,298,319,329,331,355,381,400,409,418],"these":[15],"run":[17],"handheld":[19],"devices,":[20],"there":[21],"is":[22,80,156,241,291,413],"an":[23,180,191,392,401],"increasing":[24],"need":[25],"for":[26,86,344,362],"a":[27,55,81,93,100,128,142,208,239,349,375],"single":[28],"chip":[29],"solution":[30,85],"that":[31,69,144,151,157,189,212,246,417],"can":[32,70],"dynamically":[33],"interoperate":[34],"between":[35,301,335],"different":[36],"and":[38,48,89,103,109,176,182,186,357,374,385],"their":[39,90],"derivatives.":[40],"In":[41,95,195,312,404],"order":[42],"to":[43,140,218,225,254,275,367,391],"achieve":[44],"high":[45],"resource":[46],"utilization":[47],"low":[49],"power":[50,175,384,399],"dissipation,":[51],"we":[52,98,315],"propose":[53],"REDEFINE,":[54],"polymorphic":[56],"ASIC":[57,181],"in":[58,92,114,169,278,284,352,383,387],"which":[59,324],"specialized":[60],"hardware":[61,67,84,105,135,184,198,264],"units":[62,68],"replaced":[64],"with":[65],"basic":[66],"create":[71,219],"the":[72,134,147,158,174,183,197,216,228,273,287,296,317,320,326,332,336,340,345,353,379,398,406,410],"same":[73,274],"functionality":[74],"by":[75,360],"runtime":[76,139,376],"re":[77],"-composition.":[78],"It":[79],"\u201cfuture-proof\u201d":[82],"custom":[83,200,220,244,302,310,337],"multiple":[87],"derivatives":[91],"domain.":[94],"this":[96,231,235,313],"article,":[97,314],"describe":[99],"compiler":[101,322],"framework":[102],"supporting":[104],"comprising":[106],"compute,":[107],"storage,":[108],"communication":[110,148,305],"resources.":[111],"Applications":[112],"described":[113],"high-level":[115],"language":[116],"C)":[118],"compiled":[120,242],"into":[121,243],"application":[122,126,217],"substructures.":[123],"For":[124],"each":[125],"substructure,":[127],"set":[129,193],"compute":[131],"elements":[132,167],"interconnected":[137],"during":[138],"form":[141],"pattern":[143,149],"closely":[145],"matches":[146],"particular":[152],"application.":[153],"The":[154,342],"advantage":[155,178],"bounded":[159],"CEs":[160],"neither":[162],"processor":[163],"cores":[164],"nor":[165],"logic":[166],"as":[168,263],"FPGAs.":[170],"Hence,":[171],"REDEFINE":[172,371,394],"offers":[173,372],"performance":[177],"reconfigurability":[185,377],"programmability":[187],"FPGA/instruction":[192],"processor.":[194],"addition,":[196,405],"supports":[199],"instruction":[201],"pipelining.":[202],"Existing":[203],"instruction-set":[204],"extensible":[205],"processors":[206],"determine":[207],"sequence":[209],"instructions":[211,221,245,338],"repeatedly":[213],"occur":[214],"within":[215],"at":[222,267,378],"design":[223],"time":[224],"speed":[226],"up":[227],"execution":[229],"sequence.":[232],"We":[233],"extend":[234],"scheme":[236],"further,":[237],"where":[238],"kernel":[240,347],"bear":[247],"strong":[248],"producer-consumer":[249],"relationship":[250],"(and":[251],"not":[252],"limited":[253],"frequently":[255],"occurring":[256],"sequences":[257],"instructions).":[259],"Custom":[260],"instructions,":[261,303],"realized":[262],"compositions":[265],"effected":[266],"runtime,":[268],"allow":[269],"several":[270],"instances":[271],"be":[276],"active":[277],"parallel.":[279],"A":[280],"key":[281],"distinguishing":[282],"factor":[283],"majority":[285],"emerging":[288],"stream":[292],"processing.":[293],"To":[294],"reduce":[295],"overheads":[297],"data":[299,333],"transfer":[300],"direct":[304],"paths":[306],"employed":[308],"among":[309],"instructions.":[311],"present":[316],"overview":[318],"hardware-aware":[321],"framework,":[323],"determines":[325],"NoC-aware":[327],"schedule":[328],"transports":[330],"exchanged":[334],"interconnect.":[341],"results":[343],"FFT":[346,364],"indicate":[348],"25%":[350],"reduction":[351],"number":[354],"loads/stores,":[356],"throughput":[358],"improves":[359],"log(n)":[361],"n-point":[363],"when":[365,389],"compared":[366,390],"sequential":[368],"implementation.":[369,403],"Overall,":[370],"flexibility":[373],"expense":[380],"1.16\u00d7":[382],"8\u00d7":[386],"area":[388],"ASIC.":[393],"implementation":[395,412],"consumes":[396],"0.1\u00d7":[397],"FPGA":[402,411],"configuration":[407],"overhead":[408],"1,000\u00d7":[414],"more":[415],"than":[416],"REDEFINE.":[419]},"counts_by_year":[{"year":2021,"cited_by_count":3},{"year":2020,"cited_by_count":3},{"year":2019,"cited_by_count":6},{"year":2018,"cited_by_count":4},{"year":2017,"cited_by_count":6},{"year":2016,"cited_by_count":8},{"year":2015,"cited_by_count":6},{"year":2014,"cited_by_count":6},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":3}],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2016-06-24T00:00:00"}