{"id":"https://openalex.org/W2166494428","doi":"https://doi.org/10.1145/1594233.1594333","title":"Low power fast and dense longest prefix match content addressable memory for IP routers","display_name":"Low power fast and dense longest prefix match content addressable memory for IP routers","publication_year":2009,"publication_date":"2009-08-19","ids":{"openalex":"https://openalex.org/W2166494428","doi":"https://doi.org/10.1145/1594233.1594333","mag":"2166494428"},"language":"en","primary_location":{"id":"doi:10.1145/1594233.1594333","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1594233.1594333","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2009 ACM/IEEE international symposium on Low power electronics and design","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5043807372","display_name":"Satendra Kumar Maurya","orcid":null},"institutions":[{"id":"https://openalex.org/I55732556","display_name":"Arizona State University","ror":"https://ror.org/03efmqc40","country_code":"US","type":"education","lineage":["https://openalex.org/I55732556"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Satendra Kumar Maurya","raw_affiliation_strings":["Arizona State University, Tempe, AZ, USA"],"affiliations":[{"raw_affiliation_string":"Arizona State University, Tempe, AZ, USA","institution_ids":["https://openalex.org/I55732556"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5015329523","display_name":"Lawrence T. Clark","orcid":"https://orcid.org/0000-0001-7741-6512"},"institutions":[{"id":"https://openalex.org/I55732556","display_name":"Arizona State University","ror":"https://ror.org/03efmqc40","country_code":"US","type":"education","lineage":["https://openalex.org/I55732556"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Lawrence T. Clark","raw_affiliation_strings":["Arizona State University, Tempe, AZ, USA"],"affiliations":[{"raw_affiliation_string":"Arizona State University, Tempe, AZ, USA","institution_ids":["https://openalex.org/I55732556"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5043807372"],"corresponding_institution_ids":["https://openalex.org/I55732556"],"apc_list":null,"apc_paid":null,"fwci":0.5276,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.70064134,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"389","last_page":"394"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12326","display_name":"Network Packet Processing and Optimization","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12326","display_name":"Network Packet Processing and Optimization","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10207","display_name":"Advanced biosensing and bioanalysis techniques","score":0.9544000029563904,"subfield":{"id":"https://openalex.org/subfields/1312","display_name":"Molecular Biology"},"field":{"id":"https://openalex.org/fields/13","display_name":"Biochemistry, Genetics and Molecular Biology"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9440000057220459,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/prefix","display_name":"Prefix","score":0.8422315120697021},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7458897829055786},{"id":"https://openalex.org/keywords/router","display_name":"Router","score":0.6137955188751221},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5047749280929565},{"id":"https://openalex.org/keywords/content-addressable-memory","display_name":"Content-addressable memory","score":0.4863491654396057},{"id":"https://openalex.org/keywords/network-packet","display_name":"Network packet","score":0.47921353578567505},{"id":"https://openalex.org/keywords/content-addressable-storage","display_name":"Content-addressable storage","score":0.4621809720993042},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3954578936100006},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.3288775086402893},{"id":"https://openalex.org/keywords/artificial-neural-network","display_name":"Artificial neural network","score":0.08473187685012817}],"concepts":[{"id":"https://openalex.org/C141603448","wikidata":"https://www.wikidata.org/wiki/Q134830","display_name":"Prefix","level":2,"score":0.8422315120697021},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7458897829055786},{"id":"https://openalex.org/C2775896111","wikidata":"https://www.wikidata.org/wiki/Q642560","display_name":"Router","level":2,"score":0.6137955188751221},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5047749280929565},{"id":"https://openalex.org/C53442348","wikidata":"https://www.wikidata.org/wiki/Q745101","display_name":"Content-addressable memory","level":3,"score":0.4863491654396057},{"id":"https://openalex.org/C158379750","wikidata":"https://www.wikidata.org/wiki/Q214111","display_name":"Network packet","level":2,"score":0.47921353578567505},{"id":"https://openalex.org/C2778618852","wikidata":"https://www.wikidata.org/wiki/Q1128613","display_name":"Content-addressable storage","level":4,"score":0.4621809720993042},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3954578936100006},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.3288775086402893},{"id":"https://openalex.org/C50644808","wikidata":"https://www.wikidata.org/wiki/Q192776","display_name":"Artificial neural network","level":2,"score":0.08473187685012817},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0},{"id":"https://openalex.org/C119857082","wikidata":"https://www.wikidata.org/wiki/Q2539","display_name":"Machine learning","level":1,"score":0.0},{"id":"https://openalex.org/C41895202","wikidata":"https://www.wikidata.org/wiki/Q8162","display_name":"Linguistics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1594233.1594333","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1594233.1594333","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2009 ACM/IEEE international symposium on Low power electronics and design","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W1968175387","https://openalex.org/W1983420229","https://openalex.org/W2062143991","https://openalex.org/W2101230036","https://openalex.org/W2111695485","https://openalex.org/W2121021091","https://openalex.org/W2130136172","https://openalex.org/W2137231558","https://openalex.org/W2138657176","https://openalex.org/W2160073079","https://openalex.org/W2171069885","https://openalex.org/W3003601347","https://openalex.org/W6678382803"],"related_works":["https://openalex.org/W2587018561","https://openalex.org/W1989420504","https://openalex.org/W2125477157","https://openalex.org/W4321273133","https://openalex.org/W3103704822","https://openalex.org/W2093404141","https://openalex.org/W2109692706","https://openalex.org/W2771357549","https://openalex.org/W2050720944","https://openalex.org/W2041845676"],"abstract_inverted_index":{"An":[0],"IP":[1,26],"router":[2],"determines":[3,43],"the":[4,14,25,44,49,68,76,79,101,129],"next":[5],"hop":[6],"for":[7,31],"an":[8,92],"internet":[9],"protocol":[10],"packet":[11],"by":[12,100],"finding":[13],"longest":[15,45],"prefix":[16,46,94,102,113],"match.":[17],"Ternary":[18],"CAMs,":[19],"which":[20],"allow":[21],"bit":[22],"masking":[23],"of":[24,55,78,118],"address,":[27],"are":[28],"commonly":[29],"used":[30],"this":[32,37],"fast":[33],"search":[34],"function.":[35],"In":[36],"paper,":[38],"a":[39,122],"CAM":[40],"that":[41,97],"directly":[42],"match":[47,95],"to":[48,109],"stored":[50],"address":[51],"is":[52,72,98],"described.":[53],"One":[54],"these":[56],"best":[57],"matching":[58],"(IPCAM)":[59],"entries":[60,105],"replaces":[61],"on":[62],"average":[63],"22":[64],"TCAM":[65,81],"entries.":[66],"Overall,":[67],"resulting":[69],"IPCAM":[70,131],"array":[71],"less":[73,85],"than":[74],"1/10":[75],"size":[77],"equivalent":[80],"and":[82],"dissipates":[83],"93.5%":[84],"dynamic":[86],"power.":[87],"The":[88],"design":[89],"automatically":[90],"produces":[91],"encoded":[93],"length":[96,115],"limited":[99],"mask,":[103],"so":[104],"do":[106],"not":[107],"need":[108],"be":[110],"sorted":[111],"in":[112,121],"mask":[114],"order.":[116],"Simulations":[117],"extracted":[119],"layouts":[120],"bulk":[123],"CMOS":[124],"65-nm":[125],"foundry":[126],"process":[127],"show":[128],"proposed":[130],"circuits":[132],"can":[133],"operate":[134],"above":[135],"1":[136],"GHz":[137]},"counts_by_year":[{"year":2013,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}