{"id":"https://openalex.org/W2124644142","doi":"https://doi.org/10.1145/1583991.1584049","title":"Optimizing transactions for captured memory","display_name":"Optimizing transactions for captured memory","publication_year":2009,"publication_date":"2009-08-11","ids":{"openalex":"https://openalex.org/W2124644142","doi":"https://doi.org/10.1145/1583991.1584049","mag":"2124644142"},"language":"en","primary_location":{"id":"doi:10.1145/1583991.1584049","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1583991.1584049","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the twenty-first annual symposium on Parallelism in algorithms and architectures","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"http://infoscience.epfl.ch/record/144051","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5070096854","display_name":"Aleksandar Dragojevi\u0107","orcid":null},"institutions":[{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]}],"countries":["CH"],"is_corresponding":true,"raw_author_name":"Aleksandar Dragojevic","raw_affiliation_strings":["EPFL, Lausanne, Switzerland"],"affiliations":[{"raw_affiliation_string":"EPFL, Lausanne, Switzerland","institution_ids":["https://openalex.org/I5124864"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5109044317","display_name":"Yang Ni","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Yang Ni","raw_affiliation_strings":["Intel Corporation, Santa Clara, CA, USA"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Santa Clara, CA, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5007158460","display_name":"Ali-Reza Adl-Tabatabai","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ali-Reza Adl-Tabatabai","raw_affiliation_strings":["Intel Corporation, Santa Clara, CA, USA"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Santa Clara, CA, USA","institution_ids":["https://openalex.org/I1343180700"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5070096854"],"corresponding_institution_ids":["https://openalex.org/I5124864"],"apc_list":null,"apc_paid":null,"fwci":4.3506,"has_fulltext":false,"cited_by_count":39,"citation_normalized_percentile":{"value":0.94678574,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"214","last_page":"222"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10772","display_name":"Distributed systems and fault tolerance","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10772","display_name":"Distributed systems and fault tolerance","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.993399977684021,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12288","display_name":"Optimization and Search Problems","score":0.9860000014305115,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8158987760543823},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.7033994197845459},{"id":"https://openalex.org/keywords/transactional-memory","display_name":"Transactional memory","score":0.43565765023231506},{"id":"https://openalex.org/keywords/term","display_name":"Term (time)","score":0.4124705195426941},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.3918928802013397},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3518800437450409},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.3283267021179199},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.25990432500839233},{"id":"https://openalex.org/keywords/database-transaction","display_name":"Database transaction","score":0.21598410606384277}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8158987760543823},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.7033994197845459},{"id":"https://openalex.org/C134277064","wikidata":"https://www.wikidata.org/wiki/Q878206","display_name":"Transactional memory","level":3,"score":0.43565765023231506},{"id":"https://openalex.org/C61797465","wikidata":"https://www.wikidata.org/wiki/Q1188986","display_name":"Term (time)","level":2,"score":0.4124705195426941},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.3918928802013397},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3518800437450409},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.3283267021179199},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.25990432500839233},{"id":"https://openalex.org/C75949130","wikidata":"https://www.wikidata.org/wiki/Q848010","display_name":"Database transaction","level":2,"score":0.21598410606384277},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1145/1583991.1584049","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1583991.1584049","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the twenty-first annual symposium on Parallelism in algorithms and architectures","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.164.2228","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.164.2228","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://infoscience.epfl.ch/record/144051/files/spaa97-dragojevic.pdf","raw_type":"text"},{"id":"pmh:oai:infoscience.epfl.ch:144051","is_oa":true,"landing_page_url":"http://infoscience.epfl.ch/record/144051","pdf_url":null,"source":{"id":"https://openalex.org/S4306400487","display_name":"Infoscience (Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Text"}],"best_oa_location":{"id":"pmh:oai:infoscience.epfl.ch:144051","is_oa":true,"landing_page_url":"http://infoscience.epfl.ch/record/144051","pdf_url":null,"source":{"id":"https://openalex.org/S4306400487","display_name":"Infoscience (Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Text"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":22,"referenced_works":["https://openalex.org/W17417822","https://openalex.org/W1542975293","https://openalex.org/W1581722795","https://openalex.org/W1963520590","https://openalex.org/W1993449345","https://openalex.org/W2014530617","https://openalex.org/W2014665656","https://openalex.org/W2079854797","https://openalex.org/W2094222793","https://openalex.org/W2105055683","https://openalex.org/W2113751407","https://openalex.org/W2119226929","https://openalex.org/W2126501440","https://openalex.org/W2128274900","https://openalex.org/W2132229133","https://openalex.org/W2152491655","https://openalex.org/W2163654949","https://openalex.org/W2166266685","https://openalex.org/W2172064476","https://openalex.org/W2752853835","https://openalex.org/W4230702135","https://openalex.org/W4238982306"],"related_works":["https://openalex.org/W2069952143","https://openalex.org/W2177773059","https://openalex.org/W2005064465","https://openalex.org/W2088892941","https://openalex.org/W3086779066","https://openalex.org/W4247233665","https://openalex.org/W2335905257","https://openalex.org/W120707803","https://openalex.org/W2171499640","https://openalex.org/W1992053203"],"abstract_inverted_index":{"In":[0],"this":[1],"paper,":[2],"we":[3],"identify":[4],"transaction-local":[5],"memory":[6,19,22,24,42,49,65],"as":[7,89,91],"a":[8,27,161,169],"major":[9],"source":[10],"of":[11,58,93,107,113],"overhead":[12],"from":[13],"compiler":[14,56,101,121],"instrumentation":[15],"in":[16,147,168],"software":[17],"transactional":[18],"(STM).":[20],"Transaction-local":[21],"is":[23,33],"allocated":[25],"inside":[26],"transaction,":[28],"which":[29],"cannot":[30],"escape":[31],"(i.e.,":[32,52],"captured":[34,64,103,128],"by)":[35],"the":[36,81,94,108,114,148,156],"allocating":[37],"transaction.":[38],"Accesses":[39],"to":[40,47,63,74,123,127,138,181],"such":[41],"do":[43],"not":[44],"require":[45],"calls":[46],"STM":[48,53,68,76,95,125,151],"access":[50,102],"functions":[51],"barriers).":[54],"A":[55],"unaware":[57],"that":[59,88,174],"may":[60],"translate":[61],"accesses":[62,137],"into":[66],"expensive":[67],"barriers.":[69,116],"This":[70],"presents":[71],"us":[72],"opportunities":[73],"improve":[75,178],"performance.":[77],"Our":[78,153],"measurements":[79],"with":[80,155],"STAMP":[82,157],"benchmark":[83,158],"suite":[84,159],"(version":[85],"0.9.9)":[86],"revealed":[87],"many":[90],"60%":[92],"barriers":[96,110,126,135],"generated":[97],"by":[98,180],"our":[99],"baseline":[100],"memory,":[104],"including":[105],"90%":[106],"write":[109],"and":[111,120,140],"45%":[112],"read":[115],"We":[117,143],"propose":[118],"runtime":[119],"optimizations":[122,146,176],"elide":[124,134],"memory.":[129],"These":[130],"techniques":[131],"can":[132,177],"also":[133],"for":[136],"thread-local":[139],"read-only":[141],"data.":[142],"implemented":[144],"those":[145],"Intel":[149,162],"C++":[150],"compiler.":[152],"experiments":[154],"on":[160],"Dunnington":[163],"system":[164],"(with":[165],"24":[166],"cores":[167],"4-node":[170],"SMP":[171],"system)":[172],"show":[173],"these":[175],"performance":[179],"18%":[182],"at":[183],"16":[184],"threads.":[185]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2022,"cited_by_count":2},{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":4},{"year":2014,"cited_by_count":8},{"year":2013,"cited_by_count":7},{"year":2012,"cited_by_count":1}],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2025-10-10T00:00:00"}