{"id":"https://openalex.org/W2104906592","doi":"https://doi.org/10.1145/1577129.1577136","title":"The implementation of an SVP many-core processor and the evaluation of its memory architecture","display_name":"The implementation of an SVP many-core processor and the evaluation of its memory architecture","publication_year":2009,"publication_date":"2009-05-23","ids":{"openalex":"https://openalex.org/W2104906592","doi":"https://doi.org/10.1145/1577129.1577136","mag":"2104906592"},"language":"en","primary_location":{"id":"doi:10.1145/1577129.1577136","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1577129.1577136","pdf_url":null,"source":{"id":"https://openalex.org/S4210193905","display_name":"ACM SIGARCH Computer Architecture News","issn_l":"0163-5964","issn":["0163-5964","1943-5851"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320740","host_organization_name":"ACM SIGARCH","host_organization_lineage":["https://openalex.org/P4310320740"],"host_organization_lineage_names":["ACM SIGARCH"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM SIGARCH Computer Architecture News","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5077847640","display_name":"Chris Jesshope","orcid":null},"institutions":[{"id":"https://openalex.org/I887064364","display_name":"University of Amsterdam","ror":"https://ror.org/04dkp9463","country_code":"NL","type":"education","lineage":["https://openalex.org/I887064364"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"Chris Jesshope","raw_affiliation_strings":["University of Amsterdam","University of Amsterdam#N#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Amsterdam","institution_ids":["https://openalex.org/I887064364"]},{"raw_affiliation_string":"University of Amsterdam#N#","institution_ids":["https://openalex.org/I887064364"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5047939440","display_name":"Mike Lankamp","orcid":null},"institutions":[{"id":"https://openalex.org/I887064364","display_name":"University of Amsterdam","ror":"https://ror.org/04dkp9463","country_code":"NL","type":"education","lineage":["https://openalex.org/I887064364"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"Mike Lankamp","raw_affiliation_strings":["University of Amsterdam","University of Amsterdam#N#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Amsterdam","institution_ids":["https://openalex.org/I887064364"]},{"raw_affiliation_string":"University of Amsterdam#N#","institution_ids":["https://openalex.org/I887064364"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100425431","display_name":"Li Zhang","orcid":"https://orcid.org/0000-0001-7293-8119"},"institutions":[{"id":"https://openalex.org/I887064364","display_name":"University of Amsterdam","ror":"https://ror.org/04dkp9463","country_code":"NL","type":"education","lineage":["https://openalex.org/I887064364"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"Li Zhang","raw_affiliation_strings":["University of Amsterdam","University of Amsterdam#N#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Amsterdam","institution_ids":["https://openalex.org/I887064364"]},{"raw_affiliation_string":"University of Amsterdam#N#","institution_ids":["https://openalex.org/I887064364"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I887064364"],"apc_list":null,"apc_paid":null,"fwci":2.1087,"has_fulltext":false,"cited_by_count":18,"citation_normalized_percentile":{"value":0.87636434,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":96,"max":98},"biblio":{"volume":"37","issue":"2","first_page":"38","last_page":"45"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8149730563163757},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.6047461628913879},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.5187482833862305},{"id":"https://openalex.org/keywords/memory-protection","display_name":"Memory protection","score":0.5099650621414185},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4837891757488251},{"id":"https://openalex.org/keywords/processor-register","display_name":"Processor register","score":0.4810381233692169},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4785778522491455},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.47545334696769714},{"id":"https://openalex.org/keywords/concurrency","display_name":"Concurrency","score":0.47108447551727295},{"id":"https://openalex.org/keywords/microarchitecture","display_name":"Microarchitecture","score":0.4372745454311371},{"id":"https://openalex.org/keywords/locality","display_name":"Locality","score":0.43615293502807617},{"id":"https://openalex.org/keywords/schedule","display_name":"Schedule","score":0.4305427074432373},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.42344358563423157},{"id":"https://openalex.org/keywords/non-uniform-memory-access","display_name":"Non-uniform memory access","score":0.4215260148048401},{"id":"https://openalex.org/keywords/code","display_name":"Code (set theory)","score":0.4167463481426239},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3889448344707489},{"id":"https://openalex.org/keywords/uniform-memory-access","display_name":"Uniform memory access","score":0.36957812309265137},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.35636070370674133},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.2192937433719635},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.1726492941379547},{"id":"https://openalex.org/keywords/memory-address","display_name":"Memory address","score":0.17218422889709473},{"id":"https://openalex.org/keywords/overlay","display_name":"Overlay","score":0.15858721733093262},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.13327479362487793},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.1033720076084137}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8149730563163757},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.6047461628913879},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.5187482833862305},{"id":"https://openalex.org/C18131444","wikidata":"https://www.wikidata.org/wiki/Q163585","display_name":"Memory protection","level":5,"score":0.5099650621414185},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4837891757488251},{"id":"https://openalex.org/C2871975","wikidata":"https://www.wikidata.org/wiki/Q187466","display_name":"Processor register","level":4,"score":0.4810381233692169},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4785778522491455},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.47545334696769714},{"id":"https://openalex.org/C193702766","wikidata":"https://www.wikidata.org/wiki/Q1414548","display_name":"Concurrency","level":2,"score":0.47108447551727295},{"id":"https://openalex.org/C107598950","wikidata":"https://www.wikidata.org/wiki/Q259864","display_name":"Microarchitecture","level":2,"score":0.4372745454311371},{"id":"https://openalex.org/C2779808786","wikidata":"https://www.wikidata.org/wiki/Q6664603","display_name":"Locality","level":2,"score":0.43615293502807617},{"id":"https://openalex.org/C68387754","wikidata":"https://www.wikidata.org/wiki/Q7271585","display_name":"Schedule","level":2,"score":0.4305427074432373},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.42344358563423157},{"id":"https://openalex.org/C133371097","wikidata":"https://www.wikidata.org/wiki/Q868014","display_name":"Non-uniform memory access","level":5,"score":0.4215260148048401},{"id":"https://openalex.org/C2776760102","wikidata":"https://www.wikidata.org/wiki/Q5139990","display_name":"Code (set theory)","level":3,"score":0.4167463481426239},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3889448344707489},{"id":"https://openalex.org/C51290061","wikidata":"https://www.wikidata.org/wiki/Q1936765","display_name":"Uniform memory access","level":4,"score":0.36957812309265137},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.35636070370674133},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.2192937433719635},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.1726492941379547},{"id":"https://openalex.org/C153247305","wikidata":"https://www.wikidata.org/wiki/Q835713","display_name":"Memory address","level":3,"score":0.17218422889709473},{"id":"https://openalex.org/C136085584","wikidata":"https://www.wikidata.org/wiki/Q910289","display_name":"Overlay","level":2,"score":0.15858721733093262},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.13327479362487793},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.1033720076084137},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C41895202","wikidata":"https://www.wikidata.org/wiki/Q8162","display_name":"Linguistics","level":1,"score":0.0},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1577129.1577136","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1577129.1577136","pdf_url":null,"source":{"id":"https://openalex.org/S4210193905","display_name":"ACM SIGARCH Computer Architecture News","issn_l":"0163-5964","issn":["0163-5964","1943-5851"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320740","host_organization_name":"ACM SIGARCH","host_organization_lineage":["https://openalex.org/P4310320740"],"host_organization_lineage_names":["ACM SIGARCH"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM SIGARCH Computer Architecture News","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure","score":0.44999998807907104}],"awards":[],"funders":[{"id":"https://openalex.org/F4320321800","display_name":"Nederlandse Organisatie voor Wetenschappelijk Onderzoek","ror":"https://ror.org/04jsz6e67"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W1573807170","https://openalex.org/W1832931685","https://openalex.org/W1969885689","https://openalex.org/W2059807497","https://openalex.org/W2083885893","https://openalex.org/W2118102322","https://openalex.org/W2119047985","https://openalex.org/W2145022480","https://openalex.org/W2158094629"],"related_works":["https://openalex.org/W44237209","https://openalex.org/W107117531","https://openalex.org/W2036206036","https://openalex.org/W2313103701","https://openalex.org/W1828021510","https://openalex.org/W1483521740","https://openalex.org/W2092283255","https://openalex.org/W2143904576","https://openalex.org/W1557267525","https://openalex.org/W2104906592"],"abstract_inverted_index":{"Many-core":[0],"processor":[1,24,40,89],"architectures":[2],"require":[3],"scalable":[4],"solutions":[5],"that":[6,25,67],"reflect":[7],"the":[8,92,99],"locality":[9],"and":[10,46,101],"power":[11],"constraints":[12],"of":[13,16,30,53,59,82,87],"future":[14,80],"generations":[15,81],"silicon":[17],"technology.":[18],"This":[19,39,95],"paper":[20,96],"presents":[21,98],"a":[22,34,50],"many-core":[23],"supports":[26],"an":[27],"abstract":[28],"model":[29,100],"concurrency,":[31],"based":[32],"on":[33],"Self-adaptive":[35],"Virtual":[36],"Processor":[37],"(SVP).":[38],"implements":[41],"instructions,":[42],"which":[43,74],"automatically":[44],"map":[45],"schedule":[47],"threads":[48],"providing":[49],"code":[51,66],"devoid":[52],"any":[54],"explicit":[55],"communication.":[56],"The":[57],"thrust":[58],"this":[60,88],"approach":[61],"is":[62,68,91],"to":[63],"produce":[64],"binary":[65],"divorced":[69],"from":[70],"implementation":[71],"parameters,":[72],"yet,":[73],"still":[75],"gives":[76],"good":[77],"performance":[78],"over":[79],"CMPs.":[83],"A":[84],"key":[85],"component":[86],"architecture":[90],"memory":[93,104],"system.":[94],"briefly":[97],"evaluates":[102],"its":[103],"architecture.":[105]},"counts_by_year":[{"year":2015,"cited_by_count":3},{"year":2014,"cited_by_count":3},{"year":2013,"cited_by_count":4},{"year":2012,"cited_by_count":4}],"updated_date":"2026-05-21T06:26:12.895304","created_date":"2025-10-10T00:00:00"}