{"id":"https://openalex.org/W2147182406","doi":"https://doi.org/10.1145/1572471.1572487","title":"Predicting the worst-case voltage violation in a 3D power network","display_name":"Predicting the worst-case voltage violation in a 3D power network","publication_year":2009,"publication_date":"2009-07-26","ids":{"openalex":"https://openalex.org/W2147182406","doi":"https://doi.org/10.1145/1572471.1572487","mag":"2147182406"},"language":"en","primary_location":{"id":"doi:10.1145/1572471.1572487","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1572471.1572487","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 11th international workshop on System level interconnect prediction","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5072441789","display_name":"Wanping Zhang","orcid":"https://orcid.org/0000-0002-1590-848X"},"institutions":[{"id":"https://openalex.org/I4210087596","display_name":"Qualcomm (United States)","ror":"https://ror.org/002zrf773","country_code":"US","type":"company","lineage":["https://openalex.org/I4210087596"]},{"id":"https://openalex.org/I36258959","display_name":"University of California, San Diego","ror":"https://ror.org/0168r3w48","country_code":"US","type":"education","lineage":["https://openalex.org/I36258959"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Wanping Zhang","raw_affiliation_strings":["Qualcomm Inc., San Diego, CA, USA and UC San Diego, La Jolla, CA, USA","Qualcomm Inc., San Diego, CA, USA and UC San Diego, La Jolla, CA, USA#TAB#"],"affiliations":[{"raw_affiliation_string":"Qualcomm Inc., San Diego, CA, USA and UC San Diego, La Jolla, CA, USA","institution_ids":["https://openalex.org/I4210087596","https://openalex.org/I36258959"]},{"raw_affiliation_string":"Qualcomm Inc., San Diego, CA, USA and UC San Diego, La Jolla, CA, USA#TAB#","institution_ids":["https://openalex.org/I36258959"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5053437305","display_name":"Wenjian Yu","orcid":"https://orcid.org/0000-0003-4897-7251"},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Wenjian Yu","raw_affiliation_strings":["Tsinghua University, Beijing, China"],"affiliations":[{"raw_affiliation_string":"Tsinghua University, Beijing, China","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100606893","display_name":"Xiang Hu","orcid":"https://orcid.org/0000-0001-5329-6907"},"institutions":[{"id":"https://openalex.org/I36258959","display_name":"University of California, San Diego","ror":"https://ror.org/0168r3w48","country_code":"US","type":"education","lineage":["https://openalex.org/I36258959"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Xiang Hu","raw_affiliation_strings":["UC San Diego, La Jolla, CA, USA"],"affiliations":[{"raw_affiliation_string":"UC San Diego, La Jolla, CA, USA","institution_ids":["https://openalex.org/I36258959"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5038514587","display_name":"Amirali Shayan","orcid":null},"institutions":[{"id":"https://openalex.org/I36258959","display_name":"University of California, San Diego","ror":"https://ror.org/0168r3w48","country_code":"US","type":"education","lineage":["https://openalex.org/I36258959"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Amirali Shayan","raw_affiliation_strings":["UC San Diego, La Jolla, CA, USA"],"affiliations":[{"raw_affiliation_string":"UC San Diego, La Jolla, CA, USA","institution_ids":["https://openalex.org/I36258959"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5040303061","display_name":"A. Ege Engin","orcid":"https://orcid.org/0000-0002-1598-4706"},"institutions":[{"id":"https://openalex.org/I26538001","display_name":"San Diego State University","ror":"https://ror.org/0264fdx42","country_code":"US","type":"education","lineage":["https://openalex.org/I26538001"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"A. Ege Engin","raw_affiliation_strings":["San Diego State University, San Diego, CA, USA"],"affiliations":[{"raw_affiliation_string":"San Diego State University, San Diego, CA, USA","institution_ids":["https://openalex.org/I26538001"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5039615312","display_name":"Chung\u2010Kuan Cheng","orcid":"https://orcid.org/0000-0002-9865-8390"},"institutions":[{"id":"https://openalex.org/I36258959","display_name":"University of California, San Diego","ror":"https://ror.org/0168r3w48","country_code":"US","type":"education","lineage":["https://openalex.org/I36258959"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Chung-Kuan Cheng","raw_affiliation_strings":["UC San Diego, La Jolla, CA, USA"],"affiliations":[{"raw_affiliation_string":"UC San Diego, La Jolla, CA, USA","institution_ids":["https://openalex.org/I36258959"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5072441789"],"corresponding_institution_ids":["https://openalex.org/I36258959","https://openalex.org/I4210087596"],"apc_list":null,"apc_paid":null,"fwci":0.3046,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.6585775,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"93","last_page":"98"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11444","display_name":"Electromagnetic Compatibility and Noise Suppression","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11444","display_name":"Electromagnetic Compatibility and Noise Suppression","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/superposition-principle","display_name":"Superposition principle","score":0.7563141584396362},{"id":"https://openalex.org/keywords/power-gating","display_name":"Power gating","score":0.6267510652542114},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.5590490698814392},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5267676115036011},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5260294079780579},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.4749448597431183},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.4644821584224701},{"id":"https://openalex.org/keywords/leakage","display_name":"Leakage (economics)","score":0.4550420343875885},{"id":"https://openalex.org/keywords/integer-programming","display_name":"Integer programming","score":0.43634432554244995},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.42844894528388977},{"id":"https://openalex.org/keywords/leakage-inductance","display_name":"Leakage inductance","score":0.42619752883911133},{"id":"https://openalex.org/keywords/clock-gating","display_name":"Clock gating","score":0.4202061891555786},{"id":"https://openalex.org/keywords/inductance","display_name":"Inductance","score":0.41244882345199585},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.32774287462234497},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.2861897349357605},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2756652534008026},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.18875747919082642},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.1597696840763092},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.1524609625339508},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.12904837727546692},{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.12433129549026489}],"concepts":[{"id":"https://openalex.org/C27753989","wikidata":"https://www.wikidata.org/wiki/Q284885","display_name":"Superposition principle","level":2,"score":0.7563141584396362},{"id":"https://openalex.org/C2780700455","wikidata":"https://www.wikidata.org/wiki/Q7236515","display_name":"Power gating","level":4,"score":0.6267510652542114},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.5590490698814392},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5267676115036011},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5260294079780579},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4749448597431183},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.4644821584224701},{"id":"https://openalex.org/C2777042071","wikidata":"https://www.wikidata.org/wiki/Q6509304","display_name":"Leakage (economics)","level":2,"score":0.4550420343875885},{"id":"https://openalex.org/C56086750","wikidata":"https://www.wikidata.org/wiki/Q6042592","display_name":"Integer programming","level":2,"score":0.43634432554244995},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.42844894528388977},{"id":"https://openalex.org/C32976094","wikidata":"https://www.wikidata.org/wiki/Q1515253","display_name":"Leakage inductance","level":4,"score":0.42619752883911133},{"id":"https://openalex.org/C22716491","wikidata":"https://www.wikidata.org/wiki/Q590170","display_name":"Clock gating","level":5,"score":0.4202061891555786},{"id":"https://openalex.org/C29210110","wikidata":"https://www.wikidata.org/wiki/Q177897","display_name":"Inductance","level":3,"score":0.41244882345199585},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.32774287462234497},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2861897349357605},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2756652534008026},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.18875747919082642},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.1597696840763092},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.1524609625339508},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.12904837727546692},{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.12433129549026489},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.0},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1145/1572471.1572487","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1572471.1572487","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 11th international workshop on System level interconnect prediction","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.554.2835","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.554.2835","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://learn.tsinghua.edu.cn:8080/2003990088/papers/slip09.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W1974980293","https://openalex.org/W2043548604","https://openalex.org/W2102315438","https://openalex.org/W2108001093","https://openalex.org/W2118955652","https://openalex.org/W2119308234","https://openalex.org/W2130940880","https://openalex.org/W2133979350","https://openalex.org/W2134346541","https://openalex.org/W2140475081","https://openalex.org/W2144102190","https://openalex.org/W2150775097","https://openalex.org/W2153707442","https://openalex.org/W2161140989","https://openalex.org/W2161537396"],"related_works":["https://openalex.org/W2546524276","https://openalex.org/W4226239708","https://openalex.org/W2152979262","https://openalex.org/W2605243265","https://openalex.org/W2108569687","https://openalex.org/W2145376025","https://openalex.org/W3127845477","https://openalex.org/W2005728592","https://openalex.org/W4239594101","https://openalex.org/W2087014434"],"abstract_inverted_index":{"This":[0],"paper":[1],"proposes":[2],"an":[3],"efficient":[4],"method":[5,110,117],"to":[6,63,92],"predict":[7],"the":[8,31,65,70,90,127],"worst":[9],"case":[10],"of":[11],"voltage":[12],"violation":[13],"by":[14,130],"multi-domain":[15],"clock":[16],"gating":[17,67],"in":[18],"a":[19,49,60,94,115],"three-dimensional":[20],"(3D)":[21],"on-chip":[22,40],"power":[23,80],"network":[24],"considering":[25],"leakage":[26,76,91,131],"current.":[27,77,96],"We":[28,97],"first":[29],"describe":[30],"3D":[32],"Power":[33],"Distribution":[34],"Network":[35],"(PDN)":[36],"structure":[37],"which":[38,88],"includes":[39],"inductance":[41],"and":[42,69],"through-silicon-vias":[43],"(TSV).":[44],"The":[45,107,121],"analysis":[46],"flow":[47],"using":[48],"superposition":[50],"technique":[51],"will":[52],"be":[53,93],"introduced":[54],"later":[55],"on.":[56],"Then,":[57],"we":[58,83],"propose":[59],"general":[61],"model":[62],"identify":[64],"worst-case":[66],"pattern":[68],"maximum":[71],"variation":[72],"area":[73],"with":[74,102],"arbitrary":[75],"For":[78],"low":[79],"wireless":[81],"chips,":[82],"introduce":[84],"another":[85],"simplified":[86],"model,":[87],"treats":[89],"DC":[95],"formulate":[98],"these":[99],"two":[100],"models":[101],"integer":[103],"linear":[104],"programming":[105],"(ILP).":[106],"ILP":[108],"based":[109,118],"is":[111,133],"significantly":[112],"faster":[113],"than":[114],"conventional":[116],"on":[119],"enumeration.":[120],"experimental":[122],"results":[123],"also":[124],"show":[125],"that":[126],"noise":[128],"contributed":[129],"current":[132],"not":[134],"negligible.":[135]},"counts_by_year":[{"year":2021,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2013,"cited_by_count":1}],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}